## Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



## H8/38076R

## Master-Slave Communication Using I<sup>2</sup>C Bus Interface 2

## Introduction

In this example the  $I^2C2$  (Inter IC Bus Interface 2) module of the H8/38076R is used to implement master-slave communication in  $I^2C$  bus format.

## Target Device

H8/38076R

## Contents

1.	Specifications	. 2
2.	Description of Functions	. 3
3.	Sequence Diagrams	. 6
4.	Principles of Operation	. 8
5.	Description of Software (Master)	15
6.	Description of Software (Slave)	32



## 1. Specifications

- The  $I^2C$  bus interface 2 of the H8/38076R is used for communication between microcomputers as shown in figure 1.
- In this sample task 4 bytes of data are transmitted from an H8/38076R operating in the master mode and received by an H8/38076R operating in the slave mode.
- The slave H8/38076R then transmits the receive data to the master H8/38076R.
- The data transfer clock frequency is 250 kHz.




Figure 1 Connection Diagram for Master-Slave Communication Using I<sup>2</sup>C Bus Interface 2



## 2. Description of Functions

## 2.1 Functions Used

In this sample task the  $I^2C$  bus interface 2 is used for master-slave communication. A block diagram of the  $I^2C$  bus interface 2 is shown in figure 2, and its functions are described below.

- I<sup>2</sup>C Bus Interface 2 Functions The I<sup>2</sup>C bus interface 2 conforms to and provides a subset of the Philips I<sup>2</sup>C bus (Inter IC Bus) interface functions.
- I<sup>2</sup>C bus control register 1 (ICCR1) ICCR1 enables or disables the I<sup>2</sup>C bus interface 2, controls transmission and reception, and selects the master mode or the slave mode, transmission or reception, and the transfer clock frequency in the master mode. In this sample task the transfer clock frequency is set to 250 kHz.
- I<sup>2</sup>C bus control register 2 (ICCR2)
   ICCR2 issues start/stop conditions, manipulates the SDA pin, monitors the SCL pin state, and controls resets of the control block of the I<sup>2</sup>C bus interface 2.
- I<sup>2</sup>C bus mode register (ICMR) ICMR selects whether the MSB or LSB is transferred first, performs master mode wait control, and selects the transfer bit count.
- I<sup>2</sup>C bus status register (ICSR) ICSR confirms interrupt request flags and status.
- I<sup>2</sup>C bus interrupt enable register (ICIER) ICIER enables interrupt sources, enables or disables acknowledge bits, sets acknowledge bits to be transferred, and confirms acknowledge bits to be received.
- I<sup>2</sup>C bus transmit data register (ICDRT)

ICDRT is an 8-bit readable/writable register that stores transmit data. When ICDRT detects space in the shift register (ICDRS), it transfers the transmit data which was written to ICDRT to ICDRS and starts transferring data. Continuous transfer is possible if the next transmit data is written to ICDRT while data transfer to ICDRS is in progress. If the MLS bit of ICMR is set to 1, MSB/LSB inverted data is read after the data is written to ICDRT.

• I<sup>2</sup>C bus receive data register (ICDRR)

ICDRR is an 8-bit register that stores receive data. After one byte of data is received, ICDRR transfers the receive data from ICDRS to ICDRR and the next data can be received. ICDRR is a receive-only register, so the CPU cannot write to it.

• I<sup>2</sup>C bus shift register (ICDRS)

ICDRS is a register that is used to transmit and receive data. In transmission, data is transferred from ICDRT to ICDRS and the data is sent from the SDA pin. In reception, data is transferred from ICDRS to ICDRR after one byte of data is received. This register cannot be read directly from the CPU.

• Slave address register (SAR)

SAR selects the communication format and sets the slave address. When the device is in the slave mode with the  $I^2C$  bus format, it operates as the slave device if the upper 7 bits of SAR match the upper 7 bits of the first frame received after a start condition.






Figure 2 Block Diagram of I<sup>2</sup>C Bus Interface 2

## 2.2 Assignment of Functions

Table 1 shows the assignment of functions in this sample task. Master-slave communication using the  $I^2C$  bus interface 2 is implemented using functions assigned as shown in table 1.

#### Table 1 Assignment of Functions

Elements	Classification	Description
SCL	Pin	I <sup>2</sup> C serial clock I/O pin
SDA	Pin	I <sup>2</sup> C serial data I/O pin
ICRR1	l <sup>2</sup> C2	Starts and stops operation of I <sup>2</sup> C bus interface 2, controls transmission and reception, selects the master mode or the slave mode, selects master mode transfer clock frequency
ICRR2	l <sup>2</sup> C2	Issues start and stop conditions, manipulates SDA pin
ICMR	I <sup>2</sup> C2	Selects MSB or LSB first, performs master mode wait control, selects the number of bits to be transferred
ICSR	l <sup>2</sup> C2	Status flag indicating the I <sup>2</sup> C operation state
ICIER	I <sup>2</sup> C2	Enables or disables acknowledge bits, sets acknowledge bits to be transferred, and confirms acknowledge bits to be received
ICDRT	l <sup>2</sup> C2	Register for storing transmit data
ICDRR	l <sup>2</sup> C2	Register for storing receive data
ICDRS	l <sup>2</sup> C2	Register for transmitting and receiving data
SAR	l <sup>2</sup> C2	Selects format, sets slave address



## 3. Sequence Diagrams

## 3.1 Master Transmit and Slave Receive Operations

Figure 3 is a sequence diagram of the master transmit and slave receive operation used in this sample task.




Figure 3 Master Transmit and Slave Receive Sequence Diagram

## 3.2 Master Receive and Slave Transmit Operations

Figure 4 is a sequence diagram of the master receive and slave transmit operation used in this sample task.




Figure 4 Master Receive and Slave Transmit Sequence Diagram



## 4. Principles of Operation

### 4.1 Master Transmit Mode

The operation timing in the master transmit mode for this sample task is illustrated in figures 5 and 6. Furthermore, details of the hardware and software processings are shown.




Figure 5 Master Transmit Mode Operation Timing 1






Figure 6 Master Transmit Mode Operation Timing 2



## 4.2 Master Receive Mode

The operation timing in the master receive mode for this sample task is illustrated in figures 7 and 8. Furthermore, details of the hardware and software processings are shown.

Master tra SCL (master output)	nsmit mode	Master receive mode		3 9 1
SDA - (master output)_				A
SDA - (slave output)		Bit 7 X Bit 6 X Bit 5 X B	it 4 X Bit 3 X Bit 2 X Bit 1 X	Bit 0 Bit 7
TDRE _				
TEND _				
TRS				
RDRF _				/
	X			Data 1
				Data 1
				3
Г	1	2		3
	Hardware Processing	Hardware Processing		Hardware Processing
	(a) Set TEND to 1	None	ſ	(a) Transfer data from
	Software Processing	Software Processing		ICDRS to ICDRR (b) Set RDRF to 1
	(a) Clear TEND to 0	(a) Dummy read ICDRR		Software Processing
	(b) Clear TRS to 0		· •	None
	(c) Clear TDRE to 0 (d) Clear ACKBT to 0		L	

Figure 7 Master Receive Mode Operation Timing 1



## H8/38076R Master-Slave Communication Using I<sup>2</sup>C Bus Interface 2




Figure 8 Master Receive Mode Operation Timing 2



## 4.3 Slave Transmit Mode

The operation timing in the slave transmit mode for this sample task is illustrated in figures 9 and 10. Furthermore, details of the hardware and software processings are shown.

Slave receive mode	Slave transmit mode			
SCL (master output)		4 5	6 7 8	9 1
SDA (master output)				A
SCL (slave output)	/			
SDA (slave output)	Bit 7 X Bit 6 X Bit 5	5 Bit 4 Bit 3	Bit 2 Bit 1 Bit 0	Bit 7
TDRE				
TEND				
TRS				
	Data 1			Data 2 Data 3
	Data 1			Data 2
	· // //			
<u> </u>	0 3		(	<b>a b</b>
		3	<u>(</u>	6
		rdware Processing Clear TDRE to 0	Hardware Processing (a) Transfer data from	Hardware Processing (a) Clear TDRE to 0
		tware Processing	ICDRT to ICDRS	Software Processing
	ICDRT to ICDRS	Write data in ICDRT	(b) Set TDRE to 1	(a) Write data in ICDRT
(b) Select the slave transmit	oftware Processing			
mode	a) Write data to ICDRT			

Figure 9 Slave Transmit Mode Operation Timing 1






Figure 10 Slave Transmit Mode Operation Timing 2

## 4.4 Slave Receive Mode

The operation timing in the slave receive mode for this sample task is illustrated in figures 11 and 12. Furthermore, details of the hardware and software processings are shown.




Figure 11 Slave Receive Mode Operation Timing 1




Figure 12 Slave Receive Mode Operation Timing 2

## 5. Description of Software (Master)

In this sample task  $I^2C$  bus interface 2 module initialization, slave device and R/W setting, master transmit, and master receive operations are performed. The functions used by the master programs are described below.

## 5.1 Functions

#### Table 2 List of Master Program Functions

Function Name	Description
main	Controls master communication
IIC2_init	Initializes I <sup>2</sup> C2
set_slave_adrs	Selects slave device, selects R/W
master_trs	Master transmission
master_rcv	Master reception

## 5.2 Constants

Table 3 shows the constants used in this sample task.

#### Table 3 Constants

Label Name	<b>Constant Value</b>	Description	Used in
SLAVE_ADRS	H'00	Slave address	main
IIC_DATA_WRITE	H'00	Selects write as R/W option	main
IIC_DATA_READ	H'01	Selects read as R/W option	main
SIZE	4	Transmit/receive data size	master_trs
			master_rcv

## 5.3 RAM Usage

Table 4 shows the RAM used in this sample task.

#### Table 4 RAM Usage

Label Name	Description	Memory Consumption	Used in
m_trs[SIZE]	Buffer for storing transmit data	4 bytes	master_trs
m_rcv[SIZE]	Buffer for storing receive data	4 bytes	master_rcv



## 5.4 Modules

### 5.4.1 main() Function


- 1. Module Specifications
- Controls master communication

#### **Table 5 Module Specifications**

Item	Туре	Variable	Description	
Arguments	None	None	None	

## 2. Internal Registers Used

None





#### 5.4.2 IIC2\_init() Function

- 1. Module Specifications
- Initializes I<sup>2</sup>C bus interface 2 module

#### Table 6 Module Specifications

ltem	Туре	Variable	Description	
Arguments	None	None	None	

2. Internal Registers Used The internal registers used in this sample task are shown below. The set values shown are those used in the sample task and differ from the initial values.

• IC	CR1	I <sup>2</sup> C bus control regis		gister 1 Address: H'F078
Bit	Bit Name	Set Value	R/W	Description
7	ICE	1	R/W	<ul> <li>I<sup>2</sup>C bus interface 2 enable</li> <li>0: The module is halted. (SCL and SDA pins are set to the port/serial function.)</li> <li>1: The module is enabled for transfer operations. (SCL and SDA pins are bus-driven state.)</li> </ul>
6	RCVD	0	R/W	Reception disable This bit enables or disables the next operation when TRS is 0 and ICDRR is read. 0: Enables next reception 1: Disables next reception
5	MST	0	R/W	Master/slave selection
4	TRS	0	R/W	Transmit/receive selection In the master mode with the I <sup>2</sup> C bus format, MST and TRS are both reset by hardware when arbitration is lost, causing a transition to the slave receive mode. The value of the TRS bit should be changed between transfer frames. The following operation modes can be selected by the MST and TRS bits in combination. 00: Slave receive mode 01: Slave transmit mode 10: Master receive mode 11: Master transmit mode
3	CKS3	0	R/W	Transfer clock select 3 to 0
2	CKS2	0	R/W	These bits are valid only in the master mode and should be set
1	CKS1	0	R/W	according to the necessary transfer clock frequency. In this
0	CKS0	1	R/W	sample task the operating frequency $\phi$ is 10 MHz. For details on the transfer clock frequency see table 7.

#### Table 7 Transfer Clock Frequency

Bit 3	Bit 2	Bit 1	Bit 0		Transfer Clock Frequency
CKS3	CKS2	CKS1	CKS0	Clock	φ = 10 MHz
0	0	0	1	φ/40	250 kHz

# RENESAS

	H8/38076R
Master-Slave Communication Using I <sup>2</sup> C Bu	s Interface 2

• IC	CR2	I <sup>2</sup> C bus control regis		egister 2 Address: H'F079	
Bit	Bit Name	Set Value	R/W	Description	
7	BBSY	0	R/W	Bus busy This bit functions both as a flag indicating whether the $I^2C$ bus is occupied or released and to issue start/stop conditions in the master mode. This bit is set to 1 when the SDA level changes from high to low under the condition of SCL = high, assuming that the start condition has been issued. It is cleared to 0 when the SDA level changes from low to high under the condition of SCL = high, assuming that the stop condition has been issued. Write 1 to BBSY and 0 to SCP to issue a start condition. Also follow this procedure when re-transmitting a start condition. Write 0 to BBSY and 0 to SCP to issue a stop condition. Use the MOV instruction to issue start/stop conditions.	
6	SCP	1	R/W	Start/stop issue condition disable bit The SCP bit controls the issue of start/stop conditions in the master mode. This bit is always read as 1. If 1 is written to it, the value is not stored.	
5	SDAO	1	R/W	<ul> <li>SDA output value control</li> <li>This bit is used with SDAOP (bit 4) for modifying the output level of SDA. This bit should not be manipulated when a transfer is in progress.</li> <li>When 0 is read, SDA pin outputs a low level</li> <li>When 0 is written, SDA pin changes to low level output</li> <li>When 1 is read, SDA pin outputs a high level</li> <li>When 1 is written, SDA pin changes to Hi-Z output (high output by external pull-up resistor)</li> </ul>	
4	SDAOP	0	R/W	SDAO write protection This bit controls changes in the output level of the SDA pin by changing the SDAO bit value. To change the output level, use the MOV instruction to clear SDAO and SDAOP to 0 or set SDAO to 1 and clear SDAOP to 0. This bit is always read as 1.	


# RENESAS

## H8/38076R Master-Slave Communication Using I<sup>2</sup>C Bus Interface 2

• IC	MR	I <sup>2</sup> C bus	mode regi	ister Address: H'F07A	
Bit	Bit Name	Set Value	R/W	Description	
7	MLS	0	R/W	MSB-first/LSB-first selection 0: MSB-first 1: LSB-first Clear this bit to 0 when the I <sup>2</sup> C bus format is used.	
6	WAIT	0	R/W	<ul> <li>Wait insertion bit</li> <li>In the master mode with the I<sup>2</sup>C bus format, the WAIT bit selects whether or not to insert a wait cycle after transferring data other than the acknowledge bit.</li> <li>1: Low period extended for two transfer clock cycles after the falling edge of the clock for the final data bit</li> <li>0: Data and acknowledge bits transferred consecutively with no wait cycles inserted</li> </ul>	
3	BCWP	1	R/W	<ul> <li>BC write protection</li> <li>This bit controls writes to bits BC2 to BC0. To modify BC2 to BC0 clear this bit to 0 and use the MOV instruction.</li> <li>When 0 is written, values of BC2 to BC0 are set</li> <li>When read, 1 is always read</li> <li>When 1 is written, settings of BC2 to BC0 are invalid</li> </ul>	
2	BC2	0	R/W	Bit counter 2 to 0	
1 0	BC1 BC0	0	R/W R/W	These bits specify the number of data bits to be transferred next. When read, the remaining number of transfer bits is indicated. In the I <sup>2</sup> C bus format an acknowledge bit is added to the data transferred. Bits BC2 to BC0 should be set during an interval between transfer frames. Furthermore, if bits BC2 to BC0 are set to a value other than 000, the setting should be made while the SCL signal is low. The value of bits BC2 to BC0 returns to 000 at the end of a data transfer including the acknowledge bit. 000: 9 bits 001: 2 bits 010: 3 bits 011: 4 bits 100: 5 bits 101: 6 bits 110: 7 bits 111: 8 bits	



• IC	IER	I <sup>2</sup> C bus interrupt enable register Address: H'F07B		anable register Address: H'F07B		
Bit	Bit Name	Set Value	R/W	Description		
2	ACKE	0	R/W	Acknowledge bit judgment selection		
				0: The value of the receive acknowledge bit is ignored, and transfer continues.		
				1: If the receive acknowledge bit is 1, transfer is halted.		
0	ACKBT	0	R/W	Transmit acknowledge		
				In the receive mode, this bit specifies the bit to be sent at the acknowledge timing.		
				0: 0 sent at acknowledge timing		
				1: 1 sent at acknowledge timing		
• SA	AR	Slave ac	ldress regi	ister Address: H'F07D		
Bit	Bit Name	Set Value	R/W	Description		
0	FS	0	R/W	Format selection		
				0: I <sup>2</sup> C bus format selected		
				1: Clock-synchronous serial format selected		





#### 5.4.3 set\_slave\_adrs() Function

- 1. Module Specifications
- Selects slave device
- Selects R/W

#### **Table 8 Module Specifications**

ltem	Туре	Variable	Description	
Arguments	unsigned char	slv_adrs	Slave address	
Arguments	unsigned char	write_read	Read or write setting	

#### 2. Internal Registers Used

The internal registers used in this sample task are shown below. The set values shown are those used in the sample task and differ from the initial values.

• ICCR1 I<sup>2</sup>C bus control register 1

Address: H'F078

Bit	Bit Name	Set Value	R/W	Description
5	MST	1	R/W	Master/slave selection
4	TRS	1	R/W	Transmit/receive selection
				In the master mode with the I <sup>2</sup> C bus format, MST and TRS are both reset by hardware when arbitration is lost, causing a transition to the slave receive mode. The value of the TRS bit should be changed between transfer frames. The following operation modes can be selected by the MST and TRS bits in combination. 00: Slave receive mode 01: Slave transmit mode 10: Master receive mode 11: Master transmit mode

• ICCR2		I <sup>2</sup> C bus	control reg	gister 2 Address: H'F079	
Bit	Bit Name	Set Value	R/W	Description	
7	BBSY	1	R/W	Bus busy This bit functions both as a flag indicating whether the $I^2C$ bus is occupied or released and to issue start/stop conditions in the master mode. This bit is set to 1 when the SDA level changes from high to low under the condition of SCL = high, assuming that the start condition has been issued. It is cleared to 0 when the SDA level changes from low to high under the condition of SCL = high, assuming that the stop condition has been issued. Write 1 to BBSY and 0 to SCP to issue a start condition. Also follow this procedure when re-transmitting a start condition. Write 0 to BBSY and 0 to SCP to issue a stop condition. Use the MOV instruction to issue start/stop conditions.	
6	SCP	0	R/W	Start/stop issue condition disable bit The SCP bit controls the issue of start/stop conditions in the master mode. This bit is always read as 1. If 1 is written to it, the value is not stored.	



• ICIER I <sup>2</sup> C bus interrupt enable register Address: H'F07B		able register Address: H'F07B			
Bit	Bit Name	Set Value	R/W	Description	
1	ACKBR	0	R	Receive acknowledge In the transmit mode, this bit stores the contents of the acknowledge bit received from the receive device. This bit cannot be written to. 0: Receive acknowledge = 0 1: Receive acknowledge = 1	
• IC	SR	I <sup>2</sup> C bus	status regist	ter Address: H'F07C	
Bit	Bit Name	Set Value	R/W	Description	
6	TDRE	Undefined	R/W R/W	Description         Transmit data register empty         [Setting conditions]         • When data is transferred from ICDRT to ICDRS and ICDRT becomes empty         • When the TRS bit is set to 1         • When a start condition (including re-transfer) has been issued         [Clearing conditions]         • When 0 is written to TDRE after it was read as 1         • When data is written to ICDRT with an instruction         Transmit end         [Setting condition]         • When the rising edge of the ninth clock cycle of SCL is detected while the value of TDRE is 1         [Clearing conditions]         • When 0 is written to TEND after it was read as 1	
• IC	DRT	I <sup>2</sup> C bus	transmit dat	ta register Address: H'F07E	
Bit	Bit Name	Set Value	R/W	Description	
7	Bit 7	Undefined	R/W	I <sup>2</sup> C bus transmit data register	
6	Bit 6	Undefined	R/W	ICDRT is an 8-bit readable/writable register that stores transmit	
5	Bit 5	Undefined	R/W	data. When ICDRT detects space in the I <sup>2</sup> C bus shift register (ICDRS) it transfers the transmit data which has been written to	
4	Bit 4	Undefined	R/W	ICDRT to ICDRS and starts transferring data. Continuous transfer	
3	Bit 3	Undefined	R/W	is possible if the next transmit data is written to ICDRT while data	
2	Bit 2	Undefined	R/W	transfer to ICDRS is in progress. The initial value of ICDRT is	
1	Bit 1	Undefined	R/W	H'FF.	

0


Bit 0

Undefined

R/W

H'FF.







high, assuming that the stop condition has been issued. Write 1 to BBSY and 0 to SCP to issue a start condition. Also follow this procedure when re-transmitting a start condition. Write 0 to BBSY and 0 to SCP to issue a stop condition. Use the MOV instruction

The SCP bit controls the issue of start/stop conditions in the master mode. This bit is always read as 1. If 1 is written to it, the

#### 5.4.4 master\_trs() Function

- 1. Module Specifications
- Master transmit

#### **Table 9 Module Specifications**

ltem	Туре	Variable	Description	
Arguments	None	None	None	

#### 2. Internal Registers Used

The internal registers used in this sample task are shown below. The set values shown are those used in the sample task and differ from the initial values.

• IC	CCR1	I <sup>2</sup> C bus	control re	egister 1 Address: H'F078		
Bit	Bit Name	Set Value	R/W	Description		
5	MST	1	R/W	Master/slave selection		
4	TRS	1	R/W	Transmit/receive selection In the master mode with the I <sup>2</sup> C bus format, MST and TRS are both reset by hardware when arbitration is lost, causing a transition to the slave receive mode. The value of the TRS bit should be changed between transfer frames. The following operation modes can be selected by the MST and TRS bits in combination. 00: Slave receive mode 01: Slave transmit mode 10: Master receive mode 11: Master transmit mode		
• IC	CCR2	I <sup>2</sup> C bus	control re	egister 2 Address: H'F079		
Bit	Bit Name	Set Value	R/W	Description		
7	BBSY	1	R/W	Description         Bus busy         This bit functions both as a flag indicating whether the I <sup>2</sup> C bus is occupied or released and to issue start/stop conditions in the master mode. This bit is set to 1 when the SDA level changes from high to low under the condition of SCL = high, assuming that the start condition has been issued. It is cleared to 0 when the SDA level changes from low to high under the condition of SCL =		

6

SCP

0

R/W

value is not stored.

to issue start/stop conditions.


Start/stop issue condition disable bit

# RENESAS

	H8/38076R
Master-Slave Communication Using I <sup>2</sup> C Bus	s Interface 2

• ICSR I <sup>2</sup> C bus status register Address: H'F07C		ster Address: H'F07C			
Bit	Bit Name	Set Value	R/W	Description	
7	TDRE	Undefined	R/W	<ul> <li>Transmit data register empty</li> <li>[Setting conditions]</li> <li>When data is transferred from ICDRT to ICDRS and ICDRT becomes empty</li> <li>When the TRS bit is set to 1</li> <li>When a start condition (including re-transfer) has been issued</li> <li>[Clearing conditions]</li> <li>When 0 is written to TDRE after it was read as 1</li> <li>When data is written to ICDRT with an instruction</li> </ul>	
6	TEND	Undefined	R/W	<ul> <li>Transmit end</li> <li>[Setting condition]</li> <li>When the rising edge of the ninth clock cycle of SCL is detected while the value of TDRE is 1</li> <li>[Clearing conditions]</li> <li>When 0 is written in TEND after it was read as 1</li> <li>When data is written to ICDRT with an instruction</li> </ul>	
3	STOP	Undefined	R/W	Stop condition detection flag         [Setting condition]         • When a stop condition is detected after frame transfer         [Clearing condition]         • When 0 is written to STOP after it was read as 1	
• IC	DRT	I <sup>2</sup> C bus	transmit d	ata register Address: H'F07E	
Bit	Bit Name	Set Value	R/W	Description	
7	Bit 7	Undefined	R/W	I <sup>2</sup> C bus transmit data register	
6	Bit 6	Undefined	R/W	ICDRT is an 8-bit readable/writable register that stores transmit	
5	Bit 5	Undefined	R/W	data. When ICDRT detects space in the I <sup>2</sup> C bus shift register (ICDRS) it transfers the transmit data which has been written to	
4	Bit 4	Undefined	R/W	ICDRS) it transfers the transferring data. Continuous transfer	
3 2	Bit 3 Bit 2	Undefined Undefined	R/W R/W	is possible if the next transmit data is written to ICDRT while data	
2	Bit 1	Undefined	R/W	transfer to ICDRS is in progress. The initial value of ICDRT is	
0	Bit 0	Undefined	R/W	H'FF.	







#### 5.4.5 master\_rcv() Function

- 1. Module Specifications
- Master receive operation

#### Table 10 Module Specifications

ltem	Туре	Variable	Description
Arguments	None	None	None

2. Internal Registers Used

The internal registers used in this sample task are shown below. The set values shown are those used in the sample task and differ from the initial values.

• ICCR1		I <sup>2</sup> C bus control register 1		gister 1 Address: H'F078	
Bit	Bit Name	Set Value	R/W	Description	
6	RCVD	0	R/W	Reception disabled	
				This bit enables or disables the next operation when TRS is 0 and	
				ICDRR is read.	
				0: Enables next reception	
				1: Disables next reception	
5	MST	1	R/W	Master/slave selection	
4	TRS	0	R/W	Transmit/receive selection	
				In the master mode with the I <sup>2</sup> C bus format, MST and TRS are both reset by hardware when arbitration is lost, causing a transition to the slave receive mode. The value of the TRS bit should be changed between transfer frames.	
				The following operation modes can be selected by the MST and TRS bits in combination.	
				00: Slave receive mode	
				01: Slave transmit mode	
				10: Master receive mode	
				11: Master transmit mode	



• ICCR2		I <sup>2</sup> C bus control register 2		egister 2 Address: H'F079
Bit	Bit Name	Set Value	R/W	Description
7	BBSY	1	R/W	Bus busy This bit functions both as a flag indicating whether the $I^2C$ bus is occupied or released and to issue start/stop conditions in the master mode. This bit is set to 1 when the SDA level changes from high to low under the condition of SCL = high, assuming that the start condition has been issued. It is cleared to 0 when the SDA level changes from low to high under the condition of SCL = high, assuming that the stop condition has been issued. Write 1 to BBSY and 0 to SCP to issue a start condition. Also follow this procedure when re-transmitting a start condition. Write 0 to BBSY and 0 to SCP to issue a stop condition. Use the MOV instruction to issue start/stop conditions.
6	SCP	0	R/W	Start/stop issue condition disable bit The SCP bit controls the issue of start/stop conditions in the master mode. This bit is always read as 1. If 1 is written to it the value is not stored.


# RENESAS

	H8/38076R
Master-Slave Communication Using I <sup>2</sup> C Bus	s Interface 2


• IC	SR	I <sup>2</sup> C bus status register		ster Address: H'F07C
Bit	Bit Name	Set Value	R/W	Description
7	TDRE	Undefined	R/W	<ul> <li>Transmit data register empty</li> <li>[Setting conditions]</li> <li>When data is transferred from ICDRT to ICDRS and ICDRT becomes empty</li> <li>When the TRS bit is set to 1</li> <li>When a start condition (including re-transfer) has been issued</li> <li>[Clearing conditions]</li> <li>When 0 is written to TDRE after it was read as 1</li> <li>When data is written to ICDRT with an instruction</li> </ul>
6	TEND	Undefined	R/W	<ul> <li>Transmit end</li> <li>[Setting condition]</li> <li>When the rising edge of the ninth clock cycle of SCL is detected while the value of TDRE is 1</li> <li>[Clearing conditions]</li> <li>When 0 is written in TEND after it was read as 1</li> <li>When data is written to ICDRT with an instruction</li> </ul>
5	RDRF	Undefined	R/W	<ul> <li>Receive data register full</li> <li>[Setting condition]</li> <li>When receive data is transferred from ICDRS to ICDRR</li> <li>[Clearing conditions]</li> <li>When 0 is written to RDRF after it was read as 1</li> <li>When ICDRR is read with an instruction</li> </ul>
3	STOP	Undefined	R/W	<ul> <li>Stop condition detection flag</li> <li>[Setting condition]</li> <li>When a stop condition is detected after a frame transfer</li> <li>[Clearing condition]</li> <li>When 0 is written to STOP after it was read as 1</li> </ul>
• IC	IER	I <sup>2</sup> C bus	interrupt e	nable register Address: H'F07B
Bit	Bit Name	Set Value	R/W	Description
0	ACKBT	0	R/W	Transmit acknowledge In the receive mode, this bit specifies the bit to be sent at the acknowledge timing. 0: 0 sent at acknowledge timing 1: 1 sent at acknowledge timing



• ICDRR		I <sup>2</sup> C bus	receive d	ata register Address: H'F07F
Bit	Bit Name	Set Value	R/W	Description
7	Bit 7	Undefined	R	I <sup>2</sup> C bus receive data register
6	Bit 6	Undefined	R	ICDRR is an 8-bit register that stores receive data. After one byte
5	Bit 5	Undefined	R	of data is received, ICDRR transfers the receive data from ICDRS
4	Bit 4	Undefined	R	to ICDRR and the next data can be received. ICDRR is a receive-
3	Bit 3	Undefined	R	only register, so the CPU cannot write to it. The initial value of
2	Bit 2	Undefined	R	ICDRR is H'FF.
1	Bit 1	Undefined	R	
0	Bit 0	Undefined	R	







## 5.5 Link Address Specifications

Section Name	Address	
CVECT	H'0000	
Р	H'0100	
D, B	H'F780	



## 6. Description of Software (Slave)

In this sample task  $I^2C$  bus interface 2 module initialization, slave receive, and slave transmit operations are performed. The functions used by the slave program are described below.

## 6.1 Functions

#### Table 11 List of Slave Program Functions

Description
Controls slave communication
Initializes I <sup>2</sup> C2 module
Slave receive operation
Slave transmit operation
_

#### 6.2 Constants

Table 12 shows the constants used in this sample task.

#### Table 12 Constants

Label Name	Constant Value	Description	Used in
SIZE	4	Transmit/receive data size	slave_trs
			slave_rcv

#### 6.3 RAM Usage

Table 13 shows the RAM used in this sample task.

#### Table 13 RAM Usage

Label Name	Description	Memory Consumption	Used in
s_data[SIZE]	Buffer for storing ransmit/receive data	4 bytes	slave_trs
			slave rcv



## 6.4 Modules

#### 6.4.1 main() Function

- 1. Module Specifications
- Controls slave communication


#### **Table 14 Module Specifications**

ltem	Туре	Variable	Description	
Arguments	None	None	None	

#### 2. Internal Registers Used

The internal registers used in this sample task are shown below. The set values shown are those used in the sample task and differ from the initial values.

• ICIER		I <sup>2</sup> C bus interrupt enable register		enable register Address: H'F07B
Bit	Bit Name	Set Value	R/W	Description
0	ACKBT	0	R/W	Transmit acknowledge
				In the receive mode, this bit specifies the bit to be sent at the acknowledge timing.
				0: 0 sent at acknowledge timing
				1: 1 sent at acknowledge timing





## 6.4.2 IIC2\_init() Function

- 1. Module Specifications
- Initializes I<sup>2</sup>C bus interface 2 module

#### Table 15 Module Specifications

ltem	Туре	Variable	Description	
Arguments	None	None	None	

2. Internal Registers Used

The internal registers used in this sample task are shown below. The set values shown are those used in the sample task and differ from the initial values.

• IC	CR1	I <sup>2</sup> C bus control regist		gister 1 Address: H'F078
Bit	Bit Name	Set Value	R/W	Description
7	ICE	1	R/W	<ul> <li>I<sup>2</sup>C bus interface 2 enable</li> <li>0: The module is halted. (SCL and SDA pins are set to the port/serial function.)</li> <li>1: The module is enabled for transfer operations. (SCL and SDA</li> </ul>
				pins are bus-driven state.)
6	RCVD	0	R/W	Reception disabled This bit enables or disables the next operation when TRS is 0 and ICDRR is read.
				0: Enables next reception 1: Disables next reception
5	MST	0	R/W	Master/slave selection
4	TRS	0	R/W	Transmit/receive selection
				In the master mode with the I <sup>2</sup> C bus format, MST and TRS are both reset by hardware when arbitration is lost, causing a transition to the slave receive mode. The value of the TRS bit should be changed between transfer frames. The following operation modes can be selected by the MST and TRS bits in combination. 00: Slave receive mode 01: Slave transmit mode 10: Master receive mode 11: Master transmit mode




• IC	• ICCR2		control regi	ister 2 Address: H'F079
Bit	Bit Name	Set Value	R/W	Description
5	SDAO	1	R/W	<ul> <li>SDA output value control</li> <li>This bit is used with SDAOP (bit 4) for modifying the output level of SDA. This bit should not be manipulated when a transfer is in progress.</li> <li>When 0 is read, SDA pin outputs a low level</li> <li>When 0 is written, SDA pin changes to low level output</li> <li>When 1 is read, SDA pin outputs a high level</li> <li>When 1 is written, SDA pin changes to Hi-Z output (high output by external pull-up resistor)</li> </ul>
4	SDAOP	0	R/W	SDAO write protection This bit controls changes in the output level of the SDA pin by modifying the SDAO bit. To change the output level, use the MOV instruction to clear SDAO and SDAOP to 0 or set SDAO to 1 and clear SDAOP to 0. This bit is always read as 1.
• IC	MR	I <sup>2</sup> C bus	mode regis	ter Address: H'F07A

		•	-	<b>–</b>
Bit	Bit Name	Set Value	R/W	Description
7	MLS	0	R/W	MSB-first/LSB-first selection
				0: MSB-first
				1: LSB-first
				Clear this bit to 0 when the I <sup>2</sup> C bus format is used.
3	BCWP	1	R/W	BC write protection
				This bit controls writes to bits BC2 to BC0. To modify BC2 to BC0
				clear this bit to 0 and use the MOV instruction.
				<ul> <li>When 0 is written, values of BC2 to BC0 are set</li> </ul>
				<ul> <li>When read, 1 is always read</li> </ul>
				When 1 is written, settings of BC2 to BC0 are invalid
2	BC2	0	R/W	Bit counter 2 to 0
1	BC1	0	R/W	These bits specify the number of data bits to be transferred next.
0	BC0	0	R/W	When read, the remaining number of transfer bits is indicated. In the I <sup>2</sup> C bus format an acknowledge bit is added to the data transferred. Bits BC2 to BC0 should be set during an interval between transfer frames. Furthermore, if bits BC2 to BC0 are set to a value other than 000, the setting should be made while the SCL signal is low. The value of bits BC2 to BC0 returns to 000 at the end of a data transfer including the acknowledge bit. 000: 9 bits 001: 2 bits 010: 3 bits 011: 4 bits 100: 5 bits 101: 6 bits 111: 8 bits



• ICIER		I <sup>2</sup> C bus	interrupt	enable register Address: H'F07B		
Bit	Bit Name	Set Value	R/W	Description		
2	ACKE	0	R/W	Acknowledge bit judgment selection		
				<ol> <li>The value of the receive acknowledge bit is ignored, and transfer continues.</li> </ol>		
				1: If the receive acknowledge bit is 1, transfer is halted.		
0	ACKBT	0	R/W	Transmit acknowledge		
				In the receive mode, this bit specifies the bit to be sent at the acknowledge timing.		
				0: 0 sent at acknowledge timing		
				1: 1 sent at acknowledge timing		
• SA	AR	Slave ac	ldress reg	ister Address: H'F07D		
Bit	Bit Name	Set Value	R/W	Description		
7	SVA6	All 0	R/W	Slave address 6 to 0		
to	to			These bits set a unique address differing from the addresses of		
1	SVA0			other slave devices connected to the $I^2 \check{C}$ bus.		
0	FS	0	R/W	Format select		
				0: I <sup>2</sup> C bus format selected		
				1: Clock-synchronous serial format selected		





## 6.4.3 slave\_rcv() Function

- 1. Module Specifications
- Slave receive operation

#### Table 16 Module Specifications


ltem	Туре	Variable	Description
Arguments	None	None	None

2. Internal Registers Used The internal registers used in this sample task are shown below. The set values shown are those used in the sample task and differ from the initial values.
ICIER I<sup>2</sup>C bus interrupt enable register Address: H'F07B

Bit	Bit Name	Set Value	R/W	Description	
0	ACKBT	0	R/W	Transmit acknowledge In the receive mode, this bit specifies the bit to be sent at the	
				acknowledge timing.	
				0: 0 sent at acknowledge timing	
				1: 1 sent at acknowledge timing	
• IC	CSR	I <sup>2</sup> C bus	status regis	ster Address: H'F07C	
Bit	Bit Name	Set Value	R/W	Description	
5	RDRF	Undefined	R/W	Receive data register full	
				[Setting condition]	
				<ul> <li>When receive data is transferred from ICDRS to ICDRR</li> </ul>	
				[Clearing conditions]	
				<ul> <li>When 0 is written to RDRF after it was read as 1</li> </ul>	
				<ul> <li>When ICDRR is read with an instruction</li> </ul>	
1	AAS	0	R/W	Slave address recognition flag	
				In the slave receive mode, this flag is set to 1 if the first frame	
				following a start condition matches bits SVA6 to SVA0 in SAR.	
				[Setting condition]	
				• When the slave address is detected in the slave receive mode	
				[Clearing condition]	
				<ul> <li>When 0 is written to AAS after it was read as 1</li> </ul>	



• IC	DRR	I <sup>2</sup> C bus	receive d	ata register Address: H'F07F
Bit	Bit Name	Set Value	R/W	Description
7	Bit 7	Undefined	R	I <sup>2</sup> C bus receive data register
6	Bit 6	Undefined	R	ICDRR is an 8-bit register that stores receive data. After one byte
5	Bit 5	Undefined	R	of data is received, ICDRR transfers the receive data from ICDRS
4	Bit 4	Undefined	R	to ICDRR and the next data can be received. ICDRR is a receive-
3	Bit 3	Undefined	R	only register, so the CPU cannot write to it. The initial value of
2	Bit 2	Undefined	R	ICDRR is H'FF.
1	Bit 1	Undefined	R	
0	Bit 0	Undefined	R	





## 6.4.4 slave\_trs() Function

- 1. Module Specifications
- Slave transmit operation

#### Table 17 Module Specifications

ltem	Туре	Variable	Description
Arguments	None	None	None

2. Internal Registers Used The internal registers used in this sample task are shown below. The set values shown are those used in the sample task and differ from the initial values.
ICCR1 I<sup>2</sup>C bus control register 1 Address: H'F078

• ICCKI I C bus control register I Address. H F0/8		gister I Audress. n F076			
Bit	Bit Name	Set Value	R/W	Description	
4	TRS	1	R/W	Transmit/receive selection When the slave address is matched on first frame after a start condition is detected, and the eighth data bit (R/W) is 1, TRS is set to 1. 0: Receive mode 1: Transmit mode	
• IC	SR	I <sup>2</sup> C bus	status regi	ster Address: H'F07C	
Bit	Bit Name	Set Value	R/W	Description	
7	TDRE	Undefined	R/W	<ul> <li>Transmit data register empty</li> <li>[Setting conditions]</li> <li>When data is transferred from ICDRT to ICDRS and ICDRT becomes empty</li> <li>When the TRS bit is set to 1</li> <li>[Clearing conditions]</li> <li>When 0 is written to TDRE after it was read as 1</li> <li>When data is written to ICDRT with an instruction</li> </ul>	
6	TEND	Undefined	R/W	<ul> <li>Transmit end</li> <li>[Setting condition]</li> <li>When the rising edge of the ninth clock cycle of SCL is detected while the value of TDRE is 1</li> <li>[Clearing conditions]</li> <li>When 0 is written in TEND after it was read as 1</li> <li>When data is written to ICDRT with an instruction</li> </ul>	
1	AAS	0	R/W	<ul> <li>Slave address recognition flag</li> <li>In the slave receive mode, this flag is set to 1 if the first frame following a start condition matches bits SVA6 to SVA0 in SAR.</li> <li>[Setting condition]</li> <li>When the slave address is detected in the slave receive mode</li> </ul>	


[Clearing condition]

• When 0 is written to AAS after it was read as 1

# RENESAS

## H8/38076R Master-Slave Communication Using I<sup>2</sup>C Bus Interface 2

• IC	DRT	$I^2C$ bus	transmit o	data register Address: H'F07E
Bit	Bit Name	Set Value	R/W	Description
7	Bit 7	Undefined	R/W	I <sup>2</sup> C bus transmit data register
6	Bit 6	Undefined	R/W	ICDRT is an 8-bit readable/writable register that stores transmit
5	Bit 5	Undefined	R/W	data. When ICDRT detects space in the I <sup>2</sup> C bus shift register
4	Bit 4	Undefined	R/W	(ICDRS) it transfers the transmit data which was written to ICDRT
3	Bit 3	Undefined	R/W	to ICDRS and starts transferring data. Continuous transfer is
2	Bit 2	Undefined	R/W	possible if the next transmit data is written to ICDRT while data
1	Bit 1	Undefined	R/W	transfer to ICDRS is in progress. The initial value of ICDRT is
0	Bit 0	Undefined	R/W	H'FF.





## 6.5 Link Address Specifications

Section Name	Address
CVECT	H'0000
Р	H'0100
В	H'F780



## **Revision Record**

	Descript	ion		
Date	Page	Summary		
Mar.18.05		First edition issued		
		Date Page		



Keep safety first in your circuit designs!

**ΚΕΝΕΣΛΣ** 

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

#### Notes regarding these materials

- 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
- 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any thirdparty's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
   Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.