

To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - “Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.

SH7206 Group

Example of Cache Memory Setting

Introduction

This application note describes an example of cache-function settings for the SH7206.

Target Device

SH7206

Contents

1. Overview	2
2. Description of Application Example	3
3. Sample Program	9
4. Documents for Reference	13
5. Website and Support Window.....	13

1. Overview

1.1 Specifications

The instruction cache and operand cache are enabled and placed in the write-back mode.

1.2 Modules Used

Instruction cache and operand cache

1.3 Applicable Conditions

- MCU: SH7206 (R5S72060)
- Operating frequencies: Internal clock at 200 MHz
Bus clock at 66.67 MHz
Peripheral clock at 33.33 MHz
- C compiler: Manufactured by Renesas Technology Corp.
Version 9.00 C/C++ compiler package for the SuperH RISC engine Family
- Compiler options: Default settings of the High-performance Embedded Workshop (-cpu=sh2a -debug -gbr=auto -global_volatile=0 -opt_range=all -infinite_loop=0 -del_vacant_loop=0 -struct_alloc=1)

1.4 Related Application Note

Operation of the sample program in this application note has been confirmed with the setting conditions given in the application note *Example of SH7206 Initial Configuration*. Please refer to that document when setting up this sample task.

2. Description of Application Example

The instruction cache and operand cache are used in this sample task.

2.1 Functions Used: Overview of Operation

If the instruction cache and operand cache are enabled (respectively, when the ICE and OCE bits in register CCR1 are set to 1), whenever an instruction or data in a cache-enabled area is accessed, the cache is searched to see if the desired instruction or data is in the cache. The cache is searched according to the following procedure.

1. A single entry is selected by using bits 10 to 4 of the address used to access memory and the tag addresses at the corresponding entry number in all four ways are read. At this time, the highest-order three bits of the tag address are always clear (0).
2. Bits 31 to 11 of the address used to access memory are compared with the read tag address. Address comparison is with the tag addresses read out from the entries in all four ways.
3. When the comparison shows a match and the selected entry is valid ($V = 1$), a cache hit is said to have occurred. When the comparison does not show a match or the selected entry is not valid ($V = 0$), a cache miss is said to have occurred.
4. When the cache is hit, the long-word (LW) of data at the position in the data array defined by bits 3 and 2 of the accessed address is read or written.

Table 1 Overview of the Caches

Item	Overview
Capacity	Instruction cache: 8 Kbytes Operand cache: 8 Kbytes
Structure	Instructions and data are separated; each cache is 4-way set associative
Cache lock function	Ways 2 and 3 can be locked (only in the operand cache)
Line size	16 bytes
Number of entries/ways	128
Write system	Write-back and write-through methods are selectable.
Replacement method	Least-recently-used (LRU) algorithm

Note: Please refer to the section 'Cache' in the *SH7206 Group Hardware Manual* for details on the caches.

Example of Cache Memory Setting




Figure 1 Overview of the Cache-Search Scheme

2.2 Procedure for Setting Up the Functions

The procedure for setting up the caches is described below.

Cache control register 1 (CCR1) is used to select the cache mode. Once CCR1 has been set, areas for which caching has been enabled must be accessed after the CCR1 register has been read so that such areas are not accessed while the cache mode is updated. Also, program code that manipulates the cache control registers must be executed from an area for which caching is disabled.

Figure 2 is a flow chart showing an example of the procedure used to enable both the instruction cache and operand cache.




Figure 2 Example Flow for Setting Up the Cache

2.3 Operation of the Sample Program

In the sample program, the instruction cache and operand cache are enabled with operation in the write-back mode. At this time, a single line of cache memory is filled. Since the operand cache is enabled (the write-back mode) for the target region of memory, the data is actually written to the cache memory. That is, the data is not reflected in the external memory (SDRAM).

The section name of the cache manipulation function is changed so that this function is placed in a cache-disabled space.

2.4 Procedure for Processing by the Sample Program

Table 2 describes how the cache is set up by the sample program, and table 3 describes macro definitions used in the sample program. Figure 3 is a flow chart of processing by the sample program.

Table 2 Cache Settings

Name of Register	Address	Setting Value	Function
Cache control register 1 (CCR1)	H'FFFC 1000	H'0000 0909	-ICF = 1: Instruction cache flush -ICE = 1: Instruction cache enable -OCF = 1: Operand cache flush -OCE = 1: Operand cache enable Note: ICF and OCF are always read as 0.

Table 3 Cache-Related Macro Definitions in the Sample Program

Macro Definition	Value Represented	Function as Setting for CCR1
CACHE_OFF	H'0000	Turns the cache off
CACHE_I_FLUSH	H'0800	Instruction cache flush
CACHE_I_ON	H'0100	Instruction cache enable
CACHE_O_FLUSH	H'0001	Operand cache flush
CACHE_O_ON	H'0008	Operand cache enable
CACHE_O_WT	H'0002	Operand cache write-through mode




Figure 3 Flow of Processing by the Sample Program

2.5 Allocation of Sections in the Sample Program

The #pragma section directive is used with the corresponding extended compiler function to set a section name for the function that actually manipulates the cache control registers.

In the sample program, the area for program code of the io_set_cache function is set to the PCACHE section. Only this part of the program is allocated to a cache-disabled space of the SH7206. That is, the rest of the program is allocated to a space where caching is performed if it is enabled (the P section).

Section allocation is specified by the linker editor options.

Example of Cache Memory Setting

Figure 4 is a memory map for the sample program.




Figure 4 Memory Map for the Sample Program

3. Sample Program

- Sample Program: Listing of “main.c” (1)

```

1  /*"FILE COMMENT"******/
2  *
3  *      System Name : SH7206 Sample Program
4  *      File Name   : cache.c
5  *      Version     : 1.00.00
6  *      Contents    : Example of setting the main cache register
7  *      Model       : M3A-HS60
8  *      CPU         : SH7206
9  *      Compiler    : SHC9.0.00
10 *      OS          : None
11 *
12 *      Note        : Sample program to confirm the cache operation.
13 *
14 *      <Caution>
15 *      This entire sample program is for reference only and
16 *      its operation is not guaranteed.
17 *      Please use this sample as a technical reference
18 *      in software development.
19 *
20 *      Copyright (C) 2004 Renesas Technology Corp. All Rights Reserved
21 *      AND Renesas Solutions Corp. All Rights Reserved
22 *
23 *      History     : 2004.10.28 ver.0.01.00
24 *"FILE COMMENT END"******/
25 #include <machine.h>
26 #include "iodefine.h" /* iodefine.h is automatically generated by the High-
27                        performance Embedded Workshop. */
28
29 /* ==== Macro definitions ==== */
30 /* ---- Cache settings ---- */
31 #define CACHE_OFF      0x0000u
32 #define CACHE_I_FLUSH  0x0800u
33 #define CACHE_I_ON     0x0100u
34 #define CACHE_O_FLUSH  0x0008u
35 #define CACHE_O_ON     0x0001u
36 #define CACHE_IO_ON    (CACHE_I_ON | CACHE_O_ON)
37 #define CACHE_O_WT     0x0002u
38
39 /* ---- SDRAM area addresses ---- */
40 #define SDRAM_ADDR1 (unsigned char *) (0x0c000000) /* Cache-enabled area */
41 #define SDRAM_ADDR2 (unsigned char *) (0x2c000000) /* cache-disabled area */
42
43
44 /* ==== Prototype declaration ==== */
45 void main(void);
46 int io_set_cache(unsigned int mode);
    
```

Example of Cache Memory Setting

- Sample Program: Listing of "main.c" (2)

```

47  /*"FUNC COMMENT"*****
48  * ID          :
49  * Overview of module : Sample program main (example of using cache memory)
50  *-----
51  * Include     :
52  *-----
53  * Declaration : void main(void)
54  *-----
55  * Functions   : Sample of enabling/disabling cache memory.
56  *             : After the SDRAM area has been initialized with the
57  *             : operand cache OFF, a fill operation is performed with
58  *             : the operand cache ON and the cached area is compared
59  *             : with its shadow in the cache-disabled space.
60  *-----
61  * Argument    : None
62  *-----
63  * Return value : None
64  *-----
65  * Caution    : In this sample program, the cache is flushed. Therefore,
66  *             : when the cache is enabled by a program for initialization,
67  *             : content of cache will be invalidated.
68  *"FUNC COMMENT END"*****/
69  void main(void)
70  {
71  int i;
72  unsigned char *ptr1,*ptr2;
73
74  /* ==== Disabling instruction and operand caches ==== */
75  io_set_cache(CACHE_OFF | CACHE_I_FLUSH | CACHE_O_FLUSH);
76
77  /* ==== Filling SDRAM area with 0x00 ==== */
78  ptr1 = SDRAM_ADDR1;
79  for(i=0; i < 16 ; i++){
80      *ptr1++ = 0;
81  }
82
    
```

Example of Cache Memory Setting

- Sample Program: Listing of “main.c” (3)

```

83  /* ==== Enabling instruction/operand cache ==== */
84  io_set_cache(CACHE_I_ON | CACHE_O_ON | CACHE_I_FLUSH | CACHE_O_FLUSH);
85
86  /* ==== Filling SDRAM area with 0x55 ==== */
87  ptr1 = SDRAM_ADDR1;
88  for(i=0; i < 16 ; i++){
89      *ptr1++ = 0x55;
90  }
91
92  /* ==== Comparing cache-enabled and cache-disabled spaces  ==== */
93  ptr1 = SDRAM_ADDR1;      /* Cache-enabled space */
94  ptr2 = SDRAM_ADDR2;      /* Cache-disabled space */
95
96  for(i=0; i < 16; i++){
97      if(*ptr1++ == *ptr2++){
98          while(1){
99              /* Error in operand-cache setting */
100             }
101         }
102     }
103
104     while(1){
105         /* Program end */
106     }
107
108 }
    
```

Example of Cache Memory Setting

- Sample Program: Listing of "main.c" (4)

```

109 #pragma section CACHE /* Allocated in the CS0 shadow area*/
110 /*"FUNC COMMENT"*****
111 *ID :
112 * Overview of module: Cache setting
113 *-----
114 * Include : #include "iodefine.h"
115 *-----
116 * Declaration : int io_set_cache(unsigned int mode)
117 *-----
118 * Function : Cache is set in the mode specified by argument mode
119 * :
120 *-----
121 * Argument : unsigned int mode: Combos of the following modes are obtained
122 * by logical OR: CACHE_I_FLUSH : Instruction cache flush
123 * : : CACHE_I_ON : Instruction cache enable
124 * : : CACHE_O_FLUSH : Operand cache flush
125 * : : CACHE_O_ON : Operand cache enable
126 * : : CACHE_IO_ON : Instruction/operand cache ON
127 * : : CACHE_O_WT : Write-through mode
128 * : : CACHE_OFF : Instruction/operand cache disable
129 *-----
130 * Return value : 0 : Normally finished
131 *-----
132 * Caution :
133 /*"FUNC COMMENT END"*****
134 int io_set_cache(unsigned int mode)
135 {
136 volatile unsigned long reg;
137 int mask;
138
139 /* ==== Setting interrupt mask ==== */
140 mask = get_imask();
141 set_imask(15); /* Set to level 15 */
142
143 /* ==== Setting cache register ==== */
144 CCNT.CCR1.LONG = mode;
145
146 /* ==== Reading cache register ==== */
147 reg = CCNT.CCR1.LONG ;
148
149 /* ==== Canceling interrupt mask ==== */
150 set_imask(mask); /* Set to the original level */
151
152 return 0;
153 }
154
155 /* End of file */
    
```

4. Documents for Reference

- Software manual
SH-2A SH2A-FPU Software Manual Rev.3.00
If you don't already have it, please download the latest version from the homepage of Renesas Technology Corp.
- Hardware manual
SH7206 Group Hardware Manual Rev.1.00
If you don't already have it, please download the latest version from the homepage of Renesas Technology Corp.

5. Website and Support Window

Website of Renesas Technology, Corp.

<http://www.renesas.com/>

Revision Record

Rev.	Date	Description	
		Page	Summary
1.00	Sep.05.05	—	First edition issued

Example of Cache Memory Setting

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.