# Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

# 455A Group, 4559 Group

# Differences between 455A Group and 4559 Group

### 1. The Performance Overview Differences

Dev		Function							
Par	ameter	455A Group	4559 Group						
Number of basic ins	structions	138 (SBK*, RBK*, TW5A, TA5W instructions added, CRCK instruction deleted)	135						
ROM type		QzROM	← The same as 455A Group						
ROM size		8192 words × 10 bit (M3455AG8FP / M3455AG8-XXXFP) 12288 words × 10 bit (M3455AGCFP / M3455AGC-XXXFP)	6144 words×10 bit (M34559G6FP / M34559G6-XXXFP)						
RAM size		512 words $\times$ 4 bit (Including LCD display RAM 32 words $\times$ 4 bit)	288 words × 4 bit (Including LCD display RAM 32 words × 4 bit)						
Input/Output ports	D0 ~ D5	Key-on wakeup function and Pull-up function Both functions can be switched by software	No such function						
		The output structure can be switched by software. Port D₅ is also used as INT pin	← The same as 455A Group						
	D6, D7	Key-on wakeup function and Pull-up function Both functions can be switched by software	No such function						
		Port D6, D7 are input/output ports, and are used as XCIN and XCOUT	Port D6, D7 are only output ports, and are also used as XCIN and XCOUT						
	P00 ~ P03	The pull-up, key-on wakeup function, and structure can be switched by software. Port P00 ~ P03 are also used as SEG16 ~ SEG19 pins	← The same as 455A Group						
		PU00, PU01 are pull-up control register of P00 ~ P01 and P02 ~ P03, respectively	PU00 ~ PU03 are pull-up control register of P00 ~ P03, respectively						
	P10 ~ P13	The pull-up, key-on wakeup function, and structure can be switched by software. Port P10 ~ P13 are also used as SEG20 ~ SEG23 pins	← The same as 455A Group						
		PU02, PU03 are pull-up control register of P10 ~ P11 and P12 ~ P13, respectively	PU10 ~ PU13 are pull-up control register of P10 ~ P13, respectively						
	P20 ~ P23	The pull-up, key-on wakeup function, and structure can be switched by software. Port P20 ~ P23 are also used as SEG24 ~ SEG27 pins	← The same as 455A Group						
		PU10 ~ PU13 are pull-up control register of P20 ~ P23, respectively	PU20 ~ PU23 are pull-up control register of P20 ~ P23, respectively						
	P30 ~ P33	The pull-up, key-on wakeup function, and structure can be switched by software. Port P30 ~ P33 are also used as SEG28 ~ SEG31 pins	← The same as 455A Group						
		PU20 ~ PU23 are pull-up control register of P30 ~ P33, respectively	PU30 ~ PU33 are pull-up control register of P30 ~ P33, respectively						
		Key-on wakeup return only by edge	Key-on wakeup return by edge/level						
	С	Port C is also used as CNTR	$\leftarrow$ The same as 455A Group						
Timer	Timer 1	8-bit programmable timer with 1 reload register	$\leftarrow$ The same as 455A Group						
	Timer 2	8-bit programmable timer with 2 reload registers							
	Timer 3	16-bit fixed dividing timer (for clock)	← The same as 455A Group						
		4 counter sources: XCIN input, ORCLK input, Low-speed/High-speed on-chip oscillator Counter source selection register: W51, W50	2 counter sources: XCIN input, ORCLK input Counter source selection register: W33						
		8 kinds of optional count value Count value selection register: W30 ~ W32	4 kinds of optional count value Count value selection register: W30 ~ W31						
	Timer LC	4-bit timer with 1 reload register (for LCD)	The same as AFFA Origina						
	WDT	16-bit fixed dividing timer (for watching)	← The same as 455A Group						


\* (SBK, RBK) cannot be used in the M3455AG8.



#### (Continued)

LCD control circuit	Bias	1/2, 1/3		
	Duty	1/2, 1/3, 1/4		
	Common out	4	$\leftarrow$ The same as 455A Group	
	Segment output	32		
	Internal resistor	$2r \times 3$ , $2r \times 2$ , $r \times 3$ , $r \times 2$ (r=100k $\Omega$ typical)		
On-chip oscillator High speed		f(HSOCO): 500KHz Typ. (Ta=25℃、VDD=3V)	f(RING): 250KHz Typ. (Ta=25°C、VDD=3V)	
	Low speed	f(LSOCO): 50KHz Typ. (Ta=25°C、VDD=3V)	← No such function	
Interrupts	Sources	4 (one for external, three for timer)	← The same as 455A Group	
	Nesting	1 level		
Sub-routing nesting		8 level	← The same as 455A Group	
Clock generating circuit		Main clock (Ceramic oscillator) Sub-clock (Quartz-crystal oscillator) Internal clock (High-speed/Low-speed on chip oscillator)	Main clock (Ceramic/RC oscillation) Sub-clock (Quartz-crystal oscillator) Internal clock (on chip oscillator)	

### 2. Pin Configuration Differences





### 3. Control Register Differences

			45	55A Group		4559 Group
	Interrupt control register V1		at RESET: 00002	at power down: 00002	R/W	
	Timer Q interrupt exchip bit	0	Interrupt disabled (S	SNZT2 instruction is	valid)	
V13	Timer 2 interrupt enable bit		Interrupt enabled (SNZT2 instruction is invalid)			
	The second first second second lists in	0	Interrupt disabled (S	SNZT1 instruction is	valid)	
V12	Timer 1 interrupt enable bit	1	Interrupt enabled (S	SNZT1 instruction is	invalid)	← (The same as 455A Group)
	Notwood	0	The bit has no funct	tion,		
V11	Not used		but Read/Write is enabled.			
	V10 External 0 interrupt enable bit		Interrupt disabled (SNZ0 instruction is valid)			
V10			Interrupt enabled (SNZ0 instruction is invalid)			

			45	55A Group		4559 Group
	Interrupt control register V2		at RESET: 00002	at power down: 00002	R/W	
V23	Not used	0	The bit has no func but Read/Write is e	,		
V22	Not used		The bit has no func but Read/Write is e	,		$\leftarrow$ (The same as 455A Group)
V21	Not used		The bit has no function, but Read/Write is enabled.			
V20	Timer 3 interrupt enable bit		Interrupt disabled (SNZT3 instruction is valid) Interrupt enabled (SNZT3 instruction is invalid)			

			45	55A Group	4559 Group	
	Interrupt control register I1		at RESET: 00002	at power down: state retained	R/W	
	INT pin input control bit	0	INT pin input disable	ed		
l13		1	INT pin input enabled			
	INT pin interrupt valid waveform	0	Falling waveform/"L	" level		
112	/return level selection bit	1	Rising waveform/"H	" level		← (The same as 455A Group)
	INT pin edge detection	0	One-side edge dete	ection		
111	I11 circuit control bit 1		Both edges detection			
	INT pin timer 1 count start	0	Not selected			
<b>I1</b> 0	synchronous circuit control bit	1	Selected			

			45	55A Group		4559 Group		
	Clock control register M	<b>I</b> R	at RESET: 11002	at power down: state retained	R/W			
		MR3 MR2	Opera	ation mode				
MRз		0 0	Through mode					
	Operation mode	0 1	Frequency divided I	by 2 mode		← (The same as 455A Group)		
MR <sub>2</sub>	selection bits	1 0	Frequency divided I	by 4 mode				
IVII X2		1 1	Frequency divided by 8 mode					
		MR1 MR0	Sy	stem clock				
MR1	System algoly	0 0	f(HSOCO)			f(RING)		
	System clock selection bits	0 1	f(XIN)			← (The same as 455A Group)		
MRo		1 0	f(Xcin)			(The same as 435A Gloup)		
		1 1	f(LSOCO)			Not available		



### 455A Group, 4559 Group Differences between 455A Group and 4559 Group

					AE	55A Group		1	4559 Group	
	Clask control register				40 at RESET:	at power down:	W	at RESET:	· · · · · · · · · · · · · · · · · · ·	W
	Clock control registe	er RG	1		10002	state retained	VV	0002	at power down: state retained	VV
				0	Low-speed on-chip	oscillator (f(LSOCO		0002		
	Low-speed on-chip o	coillo	tor		oscillation available		//			
RG3	(f(LSOCO)) control b		101	1	Low-speed on-chip	oscillator (f(LSOCO	))	No such bit		
	((,,,			1	oscillation stop		//			
				0	Sub-clock (f(Xcin))	oscillation available.	Ports			
					D6 and D7 not selec	ited				
RG2				1	Sub-clock (f(Xcin))	oscillation stop, Port	s D6	$\leftarrow$ (The same a	s 455A Group)	
					and D7 selected					
RG1	Main-clock (f(XIN)) cc	ontrol	hit	0	Main clock (f(XIN)) a					
			5.0	1	Main clock (f(XIN)) s					
				0	High-speed on-chip oscillation available	oscillator (f(HSOCC	)))	On-chip oscillato	r (f(RING)) oscillation	
RG <sub>0</sub>	On-chip oscillator cor	ntrol b	oit							
				1	High-speed on-chip oscillation stop	oscillator (I(HSOCC	)))	Stop	r (f(RING)) oscillation	
								otop		
					45	5A Group			4559 Group	
	Timer control registe	er W1			at RESET:	at power down:	R/W			
	1				00002	state retained		l		
W13	Timer 1 count auto-st	top ci	rcuit	0	Timer 1 count auto-					
	selection bit			1	Timer 1 count auto-	stop circuit selected				
W12	Timer 1 control bit			0	Stop (retained)					
	W11 W			1	Operating	unt source	$\leftarrow$ (The same as	455A Group)		
			0		PWM signal (PWMC					
W11	Timer 1 count source		0		Prescaler output (O					
	selection bit		1		Timer 3 underflow s	,				
	\M/1 o					·				
W10			1	1	CNTR input					
W10				1	· ·					
W10			1	1	45	5A Group			4559 Group	
W10	Timer control registe	er W2	1	1	45 at RESET:	at power down:	R/W		4559 Group	
W10	Timer control registe	er W2	1		45 at RESET: 00002	at power down: state retained	R/W		4559 Group	
	Timer control registe		1	0	45 at RESET: 00002 CNTR pin output inv	at power down: state retained /alid	R/W		4559 Group	
	-		1	0	45 at RESET: 00002 CNTR pin output inv CNTR pin output va	at power down: state retained /alid lid			4559 Group	
W23	-	itrol b	1	0	45 at RESET: 00002 CNTR pin output inv	at power down: state retained /alid lid				
W23	CNTR pin output con	itrol b	1 it	0 1 0	45 at RESET: 00002 CNTR pin output inv CNTR pin output va PWM signal "H" inte invalid PWM signal "H" inte	at power down: state retained valid lid rval expansion func	tion	← (The same as		
W23	CNTR pin output con	itrol b	1 it	0 1 0	45 at RESET: 00002 CNTR pin output inv CNTR pin output va PWM signal "H" inte invalid	at power down: state retained valid lid rval expansion func	tion	.← (The same as		
W23 W22	CNTR pin output con PWM signal "H" inter expansion function co	itrol b	1 it	0 1 0 1	45 at RESET: 00002 CNTR pin output im CNTR pin output va PWM signal "H" inte invalid PWM signal "H" inte valid Stop (status retained	at power down: state retained valid lid erval expansion func	tion	.← (The same as		
W23	CNTR pin output con	itrol b	1 it	0 1 0 1 1	45 at RESET: 00002 CNTR pin output im CNTR pin output va PWM signal "H" inte invalid PWM signal "H" inte valid Stop (status retained Operating	at power down: state retained valid lid erval expansion func	tion	.← (The same as		
W23 W22 W21	CNTR pin output con PWM signal "H" inter expansion function co Timer 2 control bit Timer 2	val ontrol	it bit	0 1 0 1 0 1 0	45 at RESET: 00002 CNTR pin output im CNTR pin output va PWM signal "H" inte invalid PWM signal "H" inte valid Stop (status retained Operating XIN input	at power down: state retained valid lid erval expansion func erval expansion func	tion	.← (The same as		
W23 W22	CNTR pin output con PWM signal "H" inter expansion function co Timer 2 control bit	val ontrol	it bit	0 1 0 1 0 1 0	45 at RESET: 00002 CNTR pin output im CNTR pin output va PWM signal "H" inte invalid PWM signal "H" inte valid Stop (status retained Operating	at power down: state retained valid lid erval expansion func erval expansion func	tion			
W23 W22 W21	CNTR pin output con PWM signal "H" inter expansion function co Timer 2 control bit Timer 2	val ontrol	it bit	0 1 0 1 0 1 0	45 at RESET: 00002 CNTR pin output im CNTR pin output va PWM signal "H" inte invalid PWM signal "H" inte valid Stop (status retained Operating XIN input Prescaler output (O	at power down: state retained valid lid erval expansion func erval expansion func	tion	← (The same as		
W23 W22 W21	CNTR pin output con PWM signal "H" inter expansion function co Timer 2 control bit Timer 2	val ontrol	1 it	0 1 0 1 0 1 0	45 at RESET: 00002 CNTR pin output im CNTR pin output va PWM signal "H" inte invalid PWM signal "H" inte valid Stop (status retained Operating XIN input Prescaler output (O 45 at RESET:	at power down: state retained valid lid erval expansion func erval expansion func d) RCLK)/2 55A Group at power down:	tion	← (The same as		
W23 W22 W21	CNTR pin output con PWM signal "H" inter expansion function co Timer 2 control bit Timer 2 count source selection	val ontrol	1 it	0 1 0 1 1 0 1	45 at RESET: 00002 CNTR pin output im CNTR pin output va PWM signal "H" inte invalid PWM signal "H" inte valid Stop (status retained Operating XIN input Prescaler output (O 45 at RESET: 00002	at power down: state retained valid lid erval expansion func erval expansion func d) RCLK)/2 55A Group	tion			
W23 W22 W21 W20	CNTR pin output con PWM signal "H" inter expansion function co Timer 2 control bit Timer 2 count source selection Timer control register	val ontrol	1 it	0 1 0 1 1 0 1	45 at RESET: 00002 CNTR pin output im CNTR pin output va PWM signal "H" inte invalid PWM signal "H" inte valid Stop (status retained Operating XIN input Prescaler output (O 45 at RESET: 00002 Stop (initial state)	at power down: state retained valid lid erval expansion func erval expansion func d) RCLK)/2 55A Group at power down:	tion			
W23 W22 W21	CNTR pin output con PWM signal "H" inter expansion function co Timer 2 control bit Timer 2 count source selection Timer control register Timer 3 control bit	val on bit	1 it bit	0 1 0 1 1 0 1 1 0 1	45 at RESET: 00002 CNTR pin output im CNTR pin output va PWM signal "H" inte invalid PWM signal "H" inte valid Stop (status retained Operating XIN input Prescaler output (O 45 at RESET: 00002 Stop (initial state) Operating	at power down: state retained valid lid rrval expansion func erval expansion func d) RCLK)/2 35A Group at power down: state retained	tion	. ← (The same as		
W23 W22 W21 W20	CNTR pin output con PWM signal "H" inter expansion function co Timer 2 control bit Timer 2 count source selection Timer control register Timer 3 control bit	val on bit W32	1 it l bit	0 1 0 1 1 0 1 1 0 1 0 1 0 1 0 1	45 at RESET: 00002 CNTR pin output inv CNTR pin output va PWM signal "H" inte invalid PWM signal "H" inte valid Stop (status retained Operating XIN input Prescaler output (O 45 at RESET: 00002 Stop (initial state) Operating Co	at power down: state retained valid lid rrval expansion func erval expansion func d) RCLK)/2 55A Group at power down: state retained	tion	← (The same as		
W23 W22 W21 W20	CNTR pin output con PWM signal "H" inter expansion function co Timer 2 control bit Timer 2 count source selection Timer control register Timer 3 control bit	val ontrol on bit W32	1 it l bit	0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0	45 at RESET: 00002 CNTR pin output inv CNTR pin output va PWM signal "H" inte invalid PWM signal "H" inte valid Stop (status retained Operating XIN input Prescaler output (O 45 at RESET: 00002 Stop (initial state) Operating Co Underflow every 51	at power down: state retained valid lid rval expansion func rval expansion func d) RCLK)/2 55A Group at power down: state retained pount value 2 count	tion	← (The same as		
W23 W22 W21 W20 W33 W32	CNTR pin output con PWM signal "H" inter expansion function co Timer 2 control bit Timer 2 count source selection Timer control register Timer 3 control bit	wal ontrol on bit W32 ( ( (	1 it bit } W31\ 0 0 0 0 0 1	0 1 0 1 0 1 0 1 0 1 0 1 0 0	45 at RESET: 00002 CNTR pin output im CNTR pin output va PWM signal "H" inte invalid PWM signal "H" inte valid Stop (status retained Operating XIN input Prescaler output (O 45 at RESET: 00002 Stop (initial state) Operating Co Underflow every 51: Underflow every 10	at power down: state retained valid lid rval expansion func rval expansion func d) RCLK)/2 55A Group at power down: state retained pount value 2 count 24 count	tion	← (The same as		
W23 W22 W21 W20	CNTR pin output con PWM signal "H" inter expansion function co Timer 2 control bit Timer 2 count source selection Timer control register Timer 3 control bit	W32 W32	1 it bit bit 0 0 0 0 1 0 1 0 1 0	0 1 0 1 1 0 1 1 0 1 0 1 0 1 0 0	45 at RESET: 00002 CNTR pin output im CNTR pin output va PWM signal "H" inte invalid PWM signal "H" inte valid Stop (status retained Operating XIN input Prescaler output (O 45 at RESET: 00002 Stop (initial state) Operating Co Underflow every 51. Underflow every 10. Underflow every 20	at power down: state retained valid lid rval expansion func rval expansion func d) RCLK)/2 55A Group at power down: state retained pount value 2 count 24 count 48 count	tion			
W23 W22 W21 W20 W33 W32 W31	CNTR pin output con PWM signal "H" inter expansion function co Timer 2 control bit Timer 2 count source selection Timer control register Timer 3 control bit	W32 W32 ( ( ( ( ( ( (	1 it bit } W31 \ 0 0 0 0 1 1 0 1 1	0 1 0 1 1 0 1 1 0 1 1 W300	45 at RESET: 00002 CNTR pin output im CNTR pin output va PWM signal "H" inte invalid PWM signal "H" inte valid Stop (status retained Operating XIN input Prescaler output (O 45 at RESET: 00002 Stop (initial state) Operating Co Underflow every 51: Underflow every 10. Underflow every 40	at power down: state retained valid lid rval expansion func rval expansion func d) RCLK)/2 55A Group at power down: state retained bunt value 2 count 24 count 48 count 96 count	tion			
W23 W22 W21 W20 W33 W32	CNTR pin output con PWM signal "H" inter expansion function co Timer 2 control bit Timer 2 count source selection Timer control register Timer 3 control bit	W32 W32 ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( (	1 it bit bit 0 0 0 0 1 0 1 0 1 0	0 1 0 1 1 0 1 1 0 1 1 0 1 0 1 0 0 1 0 0	45 at RESET: 00002 CNTR pin output im CNTR pin output va PWM signal "H" inte invalid PWM signal "H" inte valid Stop (status retained Operating XIN input Prescaler output (O 45 at RESET: 00002 Stop (initial state) Operating Co Underflow every 51. Underflow every 10. Underflow every 20	at power down: state retained valid lid rval expansion func rval expansion func d) RCLK)/2 55A Group at power down: state retained 2 count 24 count 48 count 96 count 92 count	tion	← (The same as		
W23 W22 W21 W20 W33 W32 W31	CNTR pin output con PWM signal "H" inter expansion function co Timer 2 control bit Timer 2 count source selection Timer control register Timer 3 control bit	W32 ( ( ( ( ( ( ( ( ( ( ( ( (	1 it bit } W31 \ 0 0 0 0 0 1 0 0 1 0 1 0 0 1 1 1 0 0	0 1 0 1 1 0 1 1 0 1 0 1 0 0	45 at RESET: 00002 CNTR pin output im CNTR pin output va PWM signal "H" inte invalid PWM signal "H" inte valid Stop (status retained Operating XIN input Prescaler output (O 45 at RESET: 00002 Stop (initial state) Operating Co Underflow every 51 Underflow every 10 Underflow every 40 Underflow every 81	at power down: state retained valid lid rval expansion func rval expansion func d) RCLK)/2 55A Group at power down: state retained 2 count 24 count 48 count 96 count 92 count 384 count	tion	← (The same as		



				4559 Group				
	Timer control register W3	5		at RESET: 00002	at power down: state retained	R/W		
14/0	Timer 3		0	Xcin input				
W33	count source selection bit		1	Prescaler output (ORCLK)				
	Timer 3 control bit	0 Stop (initial state)						
W32			1	Operating				
		W31 \	<b>W3</b> 0	Count value				
W31		0 0		Underflow every 8192 count				
<u>├</u> ──	Timer 3 count value selection bit	0	1	Underflow every 16384 count				
		10		Underflow every 32768 count				
W30		1	1	Underflow every 65	536 count			

			45	55A Group		4559 Group
	Timer control register W4		at RESET: 00002	at power down: state retained	R/W	
W43	3 Timer LC control bit		Stop (state retained	)		
VV43		1	Operating			
W42	Timer LC	0	Bit 4 of Timer 3 (T3	4)		
VV42	count source selection bit	1	System clock (STC	ystem clock (STCK)		← (The same as 455A Group)
W41	CNTR pin output auto-control	0	CNTR output auto-	control circuit not se	lected	
VV41	circuit selection bit 1		CNTR output auto-control circuit selected			
W40	CNTR pin input count edge	0	Falling edge			
VV40	selection bit	Rising edge				

			4	55A Group	4559 Group	
	Timer control register W	5	at RESET: 00002	at power down: state retained	R/W	
W53	Not used	0	The bit has no function	on, but Read/Write is	enable.	
0033	Not used	1	The bit has no function, but Read/Write is enable.			
W52	W52 Not used		The bit has no function, but Read/Write is enable.			
VV52	Not used	1	The bit has no function, but Read/Write is enable.			No such register
		W51 W50	Co	ount source		No such register
W51	Timer 2 count course	0.0	Xcin input			
	Timer 3 count source     0       selection bit     1       W50     1		ORCLK input			
WE.			Low-speed on chip	oscillator		
VV50			High-speed on chip	oscillator		

				455A Group			4559 Group
	LCD control register L1			at RESET: 00002	at power down: state retained	R/W	
L13	Internal dividing resistor for	or	0	2r×3, 2r×2			
L13	LCD power supply selecti	on bit	1	r $ imes$ 3, r $ imes$ 2			
L12	L12 LCD control bit			Stop			
			1	Operating			← (The same as 455A Group)
		L11 L1	10	Duty	Bias		← (The same as 455A Group)
L11	LCD duty and bias	0 0		Not available	Not available		
	selection bit			1/2	1/2		
	.10 1			1/3	1/3		
				1/4	1/3		

	Timer control register PA		45	55A Group	4559 Group
	Timer control register PA		at RESET: 02	at power down: 02 W	
PA	PA0 Prescaler control bit		Stop (state retained	)	← (The same as 455A Group)
FAU		1	Operating		



			45	55A Group		4559 Group
	LCD control register L2		at RESET: 00002	at power down: state retained	W	
L23	SEG0/VLC3 pin function	0	SEG0			
LZ3	switch bit	1	VLC3			
L22	SEG1/VLC2 pin function 0		SEG1			
	switch bit	1	VLC2		$\leftarrow$ (The same as 455A Group)	
L21	SEG2/VLC1 pin function	0	SEG2			
LZ1	switch bit	1	VLC1			
L20	L 20 Internal dividing resistor for 0		Internal dividing resistor valid			
	LCD power supply control bit	1	Internal dividing resistor invalid			

			4	55A Group		4559 Group
	LCD control register L3	at RESET:	at power down:	W		
			11112	state retained		
1.20	Bit P23/SEG27 pin function         0           33         switch bit         1		SEG27			
L33			P23			
L32	P22/SEG26 pin function (		SEG26			
L32	switch bit	1	P22		$\leftarrow$ (The same as 455A Group)	
L31	P21/SEG25 pin function	0	SEG25			
	Lo1 switch bit		P21			
L30			SEG24			
L30	switch bit	1	P20			

			45	55A Group		4559 Group
	LCD control register C1		at RESET: 11112	at power down: state retained	W	
C13	P03/SEG19 pin function 0		SEG19			
013	switch bit	1	P03			
C12	P02/SEG18 pin function		SEG18			
	switch bit	1	P02		← (The same as 455A Group)	
C11	P01/SEG17 pin function	0	SEG17			
CI	switch bit		P01			
C10	C1a P00/SEG16 pin function 0		SEG16			
	switch bit	1	P00			

			45	55A Group		4559 Group
	LCD control register C2	at RESET: 11112	at power down: state retained	W		
C23	P13/SEG23 pin function	0	SEG23	•		
023	switch bit	1	P13			
C22	C22 P12/SEG22 pin function C		SEG22			
022	switch bit	1	P12		← (The same as 455A Group)	
C21	P11/SEG21 pin function	0	SEG21			
021	switch bit		P11			
C20	P10/SEG20 pin function 0		SEG20			
020	switch bit	1	P10			



			45	55A Group		4559 Group
	LCD control register C3		at RESET: 11112	at power down: state retained	W	
C33	P33/SEG31 pin function	0	SEG31			
0.53	switch bit	1	P33			
C32	P32/SEG30 pin function 0		SEG30			
0.52	switch bit	1	P32		← (The same as 455A Group)	
C31	P31/SEG29 pin function	0	SEG29			
0.51	switch bit		P31			
C30	P30/SEG28 pin function 0		SEG28			
0.30	switch bit	1	P30			

			45	55A Group		4559 Group
Pull-up control register PU0			at RESET: 00002	at power down: state retained	R/W	← (The same as 455A Group)
PI IO2	PU03 Pull-up transistor control bit 0		P12, P13 pull-up tra	nsistor OFF		P03 pull-up transistor OFF
F 003			P12, P13 pull-up tra	nsistor ON	P03 pull-up transistor ON	
DI IOo	PU02 Pull-up transistor control bit		P10, P11 pull-up tra	nsistor OFF	P02 pull-up transistor OFF	
F002		1	P10, P11 pull-up tra	nsistor ON		P02 pull-up transistor ON
PU01	Pull-up transistor control bit	0	P02, P03 pull-up transistor OFF			P01 pull-up transistor OFF
F 001	PO01 Puil-up transistor control bit		P02, P03 pull-up tra	nsistor ON		P01 pull-up transistor ON
DUIDO	PU00 Pull-up transistor control bit		P00, P01 pull-up transistor OFF			P00 pull-up transistor OFF
F000			P00, P01 pull-up transistor ON			P00 pull-up transistor ON

			45	55A Group		4559 Group
	Pull-up control register PU1	at RESET: 00002	at power down: state retained	R/W	← (The same as 455A Group)	
DI 11a	PU13 Pull-up transistor control bit -		P23 pull-up transiste	or OFF		P13 pull-up transistor OFF
F 013			P23 pull-up transiste	or ON		P1₃ pull-up transistor ON
DI 110	Pull-up transistor control bit	0	P22 pull-up transistor OFF			P12 pull-up transistor OFF
FUIZ		1	P22 pull-up transiste	or ON		P12 pull-up transistor ON
DI 114	Pull-up transistor control bit	0	P21 pull-up transistor OFF			P11 pull-up transistor OFF
		1	P21 pull-up transistor ON			P11 pull-up transistor ON
DI 110	Bull up transistor control bit	0	P20 pull-up transistor OFF			P1o pull-up transistor OFF
F 0 10	PU10 Pull-up transistor control bit		P2o pull-up transistor ON			P1o pull-up transistor ON

		45	55A Group		4559 Group	
	Pull-up control register PU2		at RESET: 00002	at power down: state retained	R/W	← (The same as 455A Group)
DI 12a	PU23 Pull-up transistor control bit 1		P33 pull-up transiste	or OFF		P23 pull-up transistor OFF
F 023			P33 pull-up transiste	or ON	P23 pull-up transistor ON	
	PU22 Pull-up transistor control bit		P32 pull-up transistor OFF			P22 pull-up transistor OFF
F022		1	P32 pull-up transiste	or ON		P22 pull-up transistor ON
	Bull up transistor control hit	0	P31 pull-up transistor OFF			P21 pull-up transistor OFF
FUZI	PU21 Pull-up transistor control bit		P31 pull-up transistor ON			P21 pull-up transistor ON
	PU20 Pull-up transistor control bit		P3o pull-up transistor OFF			P20 pull-up transistor OFF
F020			P30 pull-up transistor ON			P20 pull-up transistor ON



## 455A Group, 4559 Group Differences between 455A Group and 4559 Group

		45	55A Group		4559 Group	
Pull-up control register PU3		at RESET: 00002	at power down: state retained	R/W	← (The same as 455A Group)	
DI 120	PU33 Pull-up transistor control bit		D6, D7 pull-up trans	istor OFF		P33 pull-up transistor OFF
F 0.33		1	D6, D7 pull-up trans	istor ON	P33 pull-up transistor ON	
01120	Pull-up transistor control bit	0	D4, D5 pull-up transistor OFF			P32 pull-up transistor OFF
F032		1	D4, D5 pull-up trans	istor ON	P32 pull-up transistor ON	
PU31	Pull-up transistor control bit	0	D2, D3 pull-up transistor OFF			P31 pull-up transistor OFF
F 031			D2, D3 pull-up trans	istor ON		P31 pull-up transistor ON
PU30	Pull up transistor control bit	0	Do, D1 pull-up transistor OFF			P30 pull-up transistor OFF
F 030	PU30 Pull-up transistor control bit		Do, D1 pull-up transistor ON			P30 pull-up transistor ON

		45	55A Group		4559 Group	
Out	put structure control register FRC	)	at RESET: 00002	at power down: state retained	W	
ED0a	FR03         Ports P12 and P13 output structure selection bit         0		N-channel open-dra	ain output		
FRU3			CMOS output			
FR02	FR02 Ports P10 and P11 output		N-channel open-dra	ain output		
FR02	structure selection bit	1	CMOS output			← (The same as 455A Group)
FR01	Ports P02 and P03 output	0	N-channel open-dra	ain output		
FROT	structure selection bit		CMOS output			
ED00	FR00Ports P00 and P01 output structure selection bit01		N-channel open-drain output			
FR00			CMOS output			

			4	55A Group		4559 Group
Output structure control register FR1			at RESET: 00002	at power down: state retained	W	
FR13	Ports D <sub>3</sub> output structure	0	N-channel open-dra	ain output		
	selection bit		CMOS output			1
FR12	Ports D2 output structure 0		N-channel open-drain output			
	selection bit	1	CMOS output			← (The same as 455A Group)
FR11	Ports D1 output structure	0	N-channel open-dra	ain output		
	selection bit		CMOS output			
FR10	Ports Do output structure 0		N-channel open-drain output			
	selection bit	CMOS output				

			45	55A Group		4559 Group
Output structure control register FR2			at RESET: 00002	at power down: state retained	W	
EP22	FR23         Ports P32, P33 output structure 0 selection bit         0		N-channel open-dra	in output		
FN23			CMOS output			
FR22	EP22 Ports P30, P31 output structure		N-channel open-drain output			
	selection bit	1	P30, P31 CMOS out	put		$\leftarrow$ (The same as 455A Group)
FR21	Ports D5 output structure	0	N-channel open-dra	in output		
FR21	selection bit		CMOS output			
FR20	EP20 Ports D4 output structure 0		N-channel open-drain output			
FR20	selection bit	1	CMOS output			



			45	55A Group	4559 Group		
Output structure control register FR3			at RESET: 00002	at power down: state retained			
FR33	Ports P23 output structure	0	N-channel open-dra	ain output			
selection bit			CMOS output		]		
FR32	Ports P22 output structure		N-channel open-dra	ain output			
FK32	selection bit	1	CMOS output			← (The same as 455A Group)	
FR31	Ports P21 output structure	N-channel open-drain output					
FRJI	selection bit		CMOS output				
ED20	FR30 Ports P20 output structure selection bit		N-channel open-dra	ain output			
FK30			CMOS output				

			45	55A Group	4559 Group	
Ke	y-on wakeup control register K0		at RESET: 00002	at power down: state retained	R/W	
K03	Ports P12, P13 key-on wakeup	0	Key-on wakeup inva	alid		
103	control bit	1	Key-on wakeup vali	d		
K02	Ports P10, P11 key-on wakeup		Key-on wakeup inva	alid		
102	control bit	1	Key-on wakeup vali	id		← (The same as 455A Group)
K01	Ports P02, P03 key-on wakeup	0	Key-on wakeup inva	alid		
	control bit		Key-on wakeup vali	d		
KOo	K00 Ports P00, P01 key-on wakeup control bit		Key-on wakeup invalid			]
1.00			Key-on wakeup vali	d		

			45	55A Group	4559 Group			
Key-on wakeup control register K1			at RESET: 00002	at power down: state retained	R/W			
K13	Ports P23 key-on wakeup	0	Key-on wakeup inv	alid	-			
<b>K</b> 13	control bit		Key-on wakeup vali	id				
K10	K12 Ports P22 key-on wakeup control bit		Key-on wakeup inv	alid				
K12			Key-on wakeup vali	id		← (The same as 455A Group)		
K11	Ports P21 key-on wakeup 0 Key-on wakeup invalid					1		
KI1	control bit	1	Key-on wakeup valid					
K10	K10 Ports P20 key-on wakeup control bit		Key-on wakeup invalid					
110			Key-on wakeup valid					

			4	55A Group	4559 Group	
Key-on wakeup control register K2			at RESET: 00002	at power down: state retained	R/W	
K23	Ports P32, P33 Key-on wakeup	0	Key-on wakeup not	used		
<b>NZ3</b>	control bit		Key-on wakeup use	ed	-	
K20	K22 Ports P30, P31 Key-on wakeup control bit		Key-on wakeup not	used		
1\22			Key-on wakeup use	ed		← (The same as 455A Group)
K21	INT pin return condition	0	Returned by level			
1/21	selection bit	1	Returned by edge			
K20	K20 INT pin key-on condition selection bit		Key-on wakeup inv	alid		
1\20			Key-on wakeup val	id		




		455A Group				
Ke	ey-on wakeup control register K3	at RESET: 00002	at power down: state retained	R/W		
	Ports D <sub>6</sub> and D <sub>7</sub> Key-on	0	Key-on wakeup not used			
K33	wakeup control bit	1	Key-on wakeup use	Key-on wakeup used		
	Ports D4 and D5 Key-on		Key-on wakeup not used			
K32	wakeup control bit	1	Key-on wakeup use	ed		
	Ports D2 and D3 Key-on	0	Key-on wakeup not used			
K31	wakeup control bit	1	Key-on wakeup use	ed		
	Ports Do and D1 Key-on	0	Key-on wakeup not	used		
K30	wakeup control bit		Key-on wakeup used			

		4559 Group				
Ke	ey-on wakeup control register K3	at RESET: 00002	at power down: state retained	R/W		
	Ports P32, P33 return condition	0	Return by level			
K33	selection bit		Return by edge			
	Ports P32, P33 valid		Falling waveform/"I	_" level		
K32	waveform/level selection bit	1	Rising waveform/"H	l" level		
	Ports P30, P31 return condition selection bit		Return by level			
K31			Return by edge			
	Ports P30, P31 valid	0	Falling waveform/"L	_" level		
K30	waveform/level selection bit		Rising waveform/"H" level			




### 4. RAM Map Differences





### 5. State Transition Graph of M3455AG8FP/ M3455AGCFP and M34559G6FP



#### Stabilizing time:

@:Microcomputer starts its operation after counting the f(HSOCO)/ f(RING) to 1376 times.

():Microcomputer starts its operation after counting the f(HSOCO) to (system clock division ratio × 15) times.

Microcomputer starts its operation after counting the f(RING) to (system clock division ratio  $\times$  171) times.

©:Microcomputer starts its operation after counting the f(XIN) to (system clock division ratio × 171) times.

@:Microcomputer starts its operation after counting the f(XCIN) to (system clock division ratio×171) times. The same as 455A Group

@:Microcomputer starts its operation after counting the f(LSOCO) to (system clock division ratio ×15) times.

The same as 455A Group



### 6. The Added and Deleted Instructions of 455A Group

Mnemonic	Added /Deleted	Instruction Code(HEX)	Function	Detailed Description
TW5A	added	212	(W5) ← (A)	Transfers the contents of register A to timer control register W5.
TAW5	added	24F	(A) ← (W5)	Transfers the contents of timer control register W5 to register A.
RBK	added			Sets referring data area to pages 0 to 63 when the TABP p instruction is executed. This instruction is valid only for the TABP p instruction.
SBK	added	0 4 1	TABP p instruction execution : p6←1	Sets referring data area to pages 64 to 127 when the TABP p instruction is executed. This instruction is valid only for the TABP p instruction.
CRCK	deleted	2 9 B	RC oscillation circuit selected	Selects the RC oscillation circuit for main clock f(XIN).



#### 7. Reference Document

Datasheet 455A Group Datasheet 4559 Group Datasheet (Use the most recent version of the document on the Renesas Technology Website.)

Technical News/Technical Update

(Use the most recent version of the document on the Renesas Technology Website.)



### Website and Support

Renesas Technology Website http://www.renesas.com/

Inquiries http://www.renesas.com/inquiry csc@renesas.com

REVISION HISTORY 455A Group, 4559 Group Differences between 455A Group and 4559 Group
--

Rev.	Date		Description
Nev. Date		Page	Summary
1.00	Mar 07, 2008	_	First edition issued
2.00	Aug 27, 2008	1	The content of "The Performance Overview Differences" revised
		2	The content of "Pin Configuration Differences" revised
		12	The content of "State Transition Graph" revised

All trademarks and registered trademarks are the property of their respective owners.



#### Notes regarding these materials

- This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.
- Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
- 3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
- 4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (http://www.renesas.com)
- 5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
- 6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.
- 7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
- 8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below:
  - (1) artificial life support devices or systems
  - (2) surgical implantations
  - (3) healthcare intervention (e.g., excision, administration of medication, etc.)
  - (4) any other purposes that pose a direct threat to human life

Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.

- 9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
- 10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment.
- 12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.
- 13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.

#### © 2008. Renesas Technology Corp., All rights reserved.