

To our customers,

---

## Old Company Name in Catalogs and Other Documents

---

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1<sup>st</sup>, 2010  
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

## Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - “Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.

## H8/38086R Group

### $\Delta\Sigma$ A/D Converter

---

#### Introduction

The H8/38086R internal  $\Delta\Sigma$  A/D converter is used to measure the voltage input to the Ain pin and store the measured voltage in the internal RAM.

#### Target Device

H8/38086R


#### Contents

1. Voltage Measurement Using the  $\Delta\Sigma$  A/D Converter When an External Reference Voltage Used ... 2

## 1. Voltage Measurement Using the $\Delta\Sigma$ A/D Converter When an External Reference Voltage Used

### 1.1 Specifications


- As shown in figure 1, the H8/38086R internal  $\Delta\Sigma$  A/D converter is used to measure the voltage input to the Ain pin.
- The external input voltage is used as the reference voltage for the  $\Delta\Sigma$  A/D converter.
- The voltage input to the Ain pin and measured is converted from analog data to digital values, and the results of the A/D conversion are stored in the internal RAM. A/D conversion is performed twice, with the results of the first conversion being discarded. Only the results of the second conversion are stored in internal RAM. The 14-bit results of the A/D conversion that are read from the A/D Data Register (ADDR) are stored in the internal RAM after being shifted to the right 2 bits.
- As the conversion mode, the wait mode is used, the oversampling frequency is  $\phi$ , and programmable gain amplifier (PGA) bypass mode is used to perform A/D conversion.
- A transition to the sleep (high-speed) mode is made during A/D conversion to reduce the noise generated by the CPU and other modules. By using the A/D conversion end interrupt, the sleep (high-speed) mode is canceled, a transition to the active (high-speed) mode is made, and the results of A/D conversion are stored in the internal RAM. The module standby function is used to place the internal peripheral modules except the  $\Delta\Sigma$  A/D converter (such as the SCI3, A/D converter, timer F, RTC, TPU, IIC2, PWM, AEC, watchdog timer, and LCD) in the module standby mode.



**Figure 1 Voltage Measurement Using the  $\Delta\Sigma$  A/D Converter (External Reference Voltage Used)**

### 1.2 ΔΣ A/D Converter Measurement Conditions

Figure 2 shows the measurement circuit for this sample task.



**Figure 2 ΔΣ A/D Converter Measurement Circuit  
(External Reference Voltage Used)**

The following are the measurement conditions for a voltage measurement for the ΔΣ A/D converter when an external voltage is used:

- Vcc = 3.0 V
- DVcc = 3.0 V
- Vref = External input of 2.7 V
- System clock frequency ( $\phi$ ) = 10 MHz
- Oversampling frequency ( $f_{OVS}$ ) =  $\phi$
- PGA = Bypass
- Conversion mode = Wait mode
- Input voltage range = 0.2 V to Vref (2.7 V)

### 1.3 Description of Functions Used

Figure 3 shows a block diagram of the  $\Delta\Sigma$  A/D converter.




Figure 3  $\Delta\Sigma$  A/D Converter Block Diagram

The functions of the  $\Delta\Sigma$  A/D converter are described below.

### 1.3.1 Features

- Resolution: 14 bits
- Number of input channels: 2
- Conversion method: Secondary  $\Delta\Sigma$ , 320-times oversampling
- Conversion time: 32  $\mu$ s per channel (at 10-MHz operation)
- Number of interrupt sources: 1 (A/D conversion end interrupt request)
- Capability of isolating the module in standby mode using the module standby mode when the  $\Delta\Sigma$  A/D converter is not in use.

### 1.3.2 Input/Output Pins

The pins used by the  $\Delta\Sigma$  A/D converter are described in table 1.

**Table 1  $\Delta\Sigma$  A/D Converter Pins**

| Pin Name   | Symbol | I/O    | Function   |
|--|--------|--------|--|
| Reference voltage pin                                | Vref   | Input  | External reference voltage input                         |
| Internal reference voltage output pin                | REF    | Output | Internal reference voltage output                        |
| Analog block voltage stabilization pin               | ACOM   | Output | Connection to capacitor of 0.1 $\mu$ F for stabilization |
| Analog input pin 1                                   | Ain1   | Input  | Analog input pin   |
| Analog input pin 2                                   | Ain2   | Input  | Analog input pin   |
| $\Delta\Sigma$ A/D converter analog power supply pin | DVcc   | Input  | Power supply pin   |

### 1.3.3 Internal Registers Used

The  $\Delta\Sigma$  A/D converter has the following registers:

- A/D Data Register (ADDR)  
 ADDR is a 16-bit read-only register that stores the result of A/D conversion. ADDR is always readable from the CPU. During A/D conversion, the ADDR value is undefined. After conversion, fourteen bits of converted data is stored in the upper 14 bits of ADDR. ADDR holds this data until the next conversion is started. The initial ADDR value is undefined.
- BGR Control Register (BGRMR)  
 BGRMR controls operation of the bandgap reference circuit (BGR) and adjusts the internal reference voltage (BGR output voltage) output from the REF pin.
- A/D Control Register (ADCR)  
 ADCR sets the conversion mode, sets the PGA (programmable gain amplifier) multiplication, selects the PB5/Vref/REF pin function, sets the reference voltage, and sets the oversampling frequency.
- A/D Start/Status Register (ADSSR)  
 ADSSR sets the A/D conversion status flag, selects the analog input channel, and selects PGA bypass mode.

### 1.3.4 $\Delta\Sigma$ A/D Converter

The  $\Delta\Sigma$  A/D converter, which uses a  $\Delta\Sigma$  modulator, converts the analog input voltage range determined by the Vref pin to digital values with 14-bit resolution. The  $\Delta\Sigma$  A/D converter consists of an analog block whose main part is the  $\Delta\Sigma$  modulator and a digital block based on a digital filtering control circuit.

In the analog block, the voltages from analog input pins 1 and 2 (Ain1 and Ain2) are sampled with a frequency 320 times that of the conversion cycle (oversampling frequency), and then converted to a 1-bit digital value string by the secondary  $\Delta\Sigma$  modulator. The result of conversion is passed through a decimation filter in the digital block and then output to the A/D Data Register (ADDR) as 14-bit unsigned binary data. In ADDR, bit 13 is the MSB and bit 0 the LSB.

### 1.3.5 Conversion Modes of the $\Delta\Sigma$ A/D Converter

The  $\Delta\Sigma$  A/D converter supports two conversion modes: the wait mode and the continuous mode.

#### (1) Wait mode

In the wait mode, A/D conversion is performed one time for the analog input on the specified channel in the following steps:

1. When the ADS bit of the A/D Start/Status Register (ADSSR) is set to 1 by software, A/D conversion of the analog input on the specified channel starts.
2. When the A/D conversion is complete, the result is transferred to the A/D Data Register (ADDR).
3. When the A/D conversion has been completed, the A/D converter interrupt request flag (IRRSAD) of Interrupt Request Register 2 (IRR2) is set to 1. At this point, if the A/D Converter Interrupt Request Enable bit (IENSAD) of Interrupt Enable Register 2 (IENR2) is 1, an A/D conversion end interrupt request is generated.
4. The ADST bit is held at 1 during A/D conversion, and when the conversion finishes, it is automatically cleared to 0, and the A/D converter enters the wait state.

#### (2) Continuous mode

In the continuous mode, A/D conversion is performed continuously for the analog input on the specified channel in the following steps:

1. When the MOD bit of the A/D Control Register (ADCR) is set to 1 by software, A/D conversion of the analog input on the specified channel starts.
2. When the A/D conversion is complete, the result is transferred to the A/D Data Register.
3. When the A/D conversion has been completed, the A/D converter interrupt request flag (IRRSAD) of Interrupt Request Register 2 (IRR2) is set to 1. At this point, if the A/D Converter Interrupt Request Enable bit (IENSAD) of Interrupt Enable Register 2 (IENR2) is 1, an A/D conversion end interrupt request is generated.
4. Steps 2 and 3 are repeated. The continuous mode is released by resetting, by placing the converter in the watch mode, sub-active mode, sub-sleep mode, or standby mode, or by clearing the MOD bit of the ADCR register to 0.



### 1.3.6 $\Delta\Sigma$ A/D Converter Registers and the MCU Operating Modes

The states of the  $\Delta\Sigma$  A/D converter registers in the MCU operating modes are shown in table 2.

**Table 2  $\Delta\Sigma$  A/D Converter Operating Modes**

| <b>Operating Mode</b> | <b>At a Reset</b> | <b>Active</b> | <b>Sleep</b> | <b>Watch</b> | <b>Sub-Active</b> | <b>Sub-Sleep</b> | <b>Standby</b> | <b>Module Standby</b> |
|-----------------------|-------------------|---------------|--------------|--------------|-------------------|------------------|----------------|-----------------------|
| ADCR register         | Reset             | Operating     | Retained     | Retained     | Retained          | Retained         | Retained       | Retained              |
| ADSSR register        | Reset             | Operating     | Operating    | Retained     | Retained          | Retained         | Retained       | Retained              |
| ADDR register         | Retained*         | Operating     | Operating    | Retained     | Retained          | Retained         | Retained       | Retained              |
| BGRMR register        | Reset             | Operating     | Retained     | Retained     | Operating         | Retained         | Retained       | Retained              |

Note: \* Undefined after a power-on reset.

### 1.3.7 Pin Assignments


Pin assignments in this sample task are listed in table 3.

**Table 3 Assignment of Functions**

| <b>Pin Name</b> | <b>Description</b>   |
|-----------------|--|
| Vref/REF        | The external reference voltage 2.7 VDC is input to the Vref input pin.               |
| DVcc            | 3.0 VDC is input to the $\Delta\Sigma$ A/D converter from this analog input pin.     |
| Ain1            | The measured value is input to this analog input pin.                                |
| Ain2            | Unused   |
| ACOM            | Connected to a 0.1- $\mu$ F capacitor as the analog block voltage stabilization pin. |

## 1.4 Principles of Operation

Figure 4 illustrates the principles of operation of  $\Delta\Sigma$  A/D conversion in this sample task, in which the wait mode is used. In this sample task, software polling is used to determine when the first A/D conversion has ended. In the second A/D conversion, an interrupt is used to cancel the sleep (high-speed) mode.



① Initial setting of the ΔΣ A/D converter

|                     |  |
|---------------------|--|
| Software processing | <ol style="list-style-type: none"> <li>1. Set ADCR to H'04. (conversion mode: wait mode, oversampling frequency: φ, PB5/Vref/REF pin function: Vref input pin, Reference voltage: External reference voltage)</li> <li>2. Set ADSSR to H'18. (Analog input channel: Ain1, PGA bypass)</li> </ol> |
|---------------------|--|

② Start of the first A/D conversion

|                     |  |
|---------------------|--|
| Hardware processing | Set the ADST bit of ADSSR to 1, and the ΔΣ A/D converter is performing A/D conversion. |
| Software processing | Set the ADST bit of ADSSR to 1 to start A/D conversion.                                |

③ Waiting for the first A/D conversion to end

|                     |  |
|---------------------|--|
| Hardware processing | Convert the analog input to digital values.                    |
| Software processing | Wait until the ADST bit of ADSSR becomes 0 (software polling). |

④ End of the first A/D conversion

|                     |  |
|---------------------|--|
| Hardware processing | Clear the ADST bit of ADSSR to 0 and transfer the A/D conversion result to ADDR. |
|---------------------|--|

⑤ Reading of the result of the first A/D conversion

|                     |                                  |
|---------------------|----------------------------------|
| Software processing | Clear the ADS bit of ADSSR to 0. |
|---------------------|----------------------------------|

⑥ Start of the second A/D conversion

|                     |  |
|---------------------|--|
| Hardware processing | <ol style="list-style-type: none"> <li>1. Set the ADST bit of ADSSR to 1. The ΔΣ A/D converter performs A/D conversion.</li> <li>2. Make a transition to the sleep (high-speed) mode.</li> </ol>   |
| Software processing | <ol style="list-style-type: none"> <li>1. Set the ADS bit of ADSSR to 1 to start A/D conversion.</li> <li>2. Clear the IRRSAD bit of IRR2 to 0, set the IENSAD bit to 1, and enable A/D conversion end interrupts.</li> <li>3. Make a transition to the sleep (high-speed) mode in response to a sleep instruction.</li> </ol> |

⑦ End of the second A/D conversion

|                     |  |
|---------------------|--|
| Hardware processing | <ol style="list-style-type: none"> <li>1. Clear the ADST bit of ADSSR to 0 and transfer the A/D conversion result to ADDR.</li> <li>2. Cancel the sleep (high-speed) mode and make a transition to the active (high-speed) mode in response to an A/D conversion end interrupt request.</li> </ol> |
|---------------------|--|

⑧ Reading of the result of the second A/D conversion (A/D conversion end interrupt processing)

|                     |  |
|---------------------|--|
| Software processing | <ol style="list-style-type: none"> <li>1. Clear the IRRSAD and IENSAD bits of IRR2 to 0 to disable A/D conversion end interrupts.</li> <li>2. Clear the ADS bit of ADSSR to 0, read the result of A/D conversion from ADDR, and store it in the internal RAM.</li> </ol> |
|---------------------|--|

**Figure 4 Voltage Measurement with the ΔΣ A/D Converter Using an External Reference Voltage**

## 1.5 Description of Software

### 1.5.1 Internal Registers Used

This section describes the internal registers used in this sample task.

(1) A/D Data Register (ADDR)

Address: H'F062

**Table 4 A/D Data Register (ADDR)**

| Bit | Bit Name | Initial Value | R/W | Function  | Setting Value |
|-----|----------|---------------|-----|---|---------------|
| 15  | ADD13    | Undefined     | R   | This 16-bit read-only register stores the result of A/D conversion. The upper 14 bits store 14 bits of A/D conversion data. During A/D conversion, the ADDR value is undefined. | —             |
| 14  | ADD12    |               |     |   |               |
| 13  | ADD11    |               |     |   |               |
| 12  | ADD10    |               |     |   |               |
| 11  | ADD9     |               |     |   |               |
| 10  | ADD8     |               |     |   |               |
| 9   | ADD7     |               |     |   |               |
| 8   | ADD6     |               |     |   |               |
| 7   | ADD5     |               |     |   |               |
| 6   | ADD4     |               |     |   |               |
| 5   | ADD3     |               |     |   |               |
| 4   | ADD2     |               |     |   |               |
| 3   | ADD1     |               |     |   |               |
| 2   | ADD0     |               |     |   |               |
| 1   | —        | Undefined     | —   |   | —             |
| 0   | —        | Undefined     | —   |   | —             |

(2) A/D Control Register (ADCR)

Address: H'F060

**Table 5 A/D Control Register (ADCR)**

| Bit | Bit Name | Initial Value | R/W | Function   | Setting Value |
|-----|----------|---------------|-----|--|---------------|
| 7   | MOD      | 0             | R/W | Conversion Mode Select<br>This bit selects conversion mode. When MOD=1, A/D conversion is performed regardless of the ADS bit of ADSSR register.<br>0: Wait mode<br>1: Continuous mode                 | 0             |
| 6   | OVS2     | 0             | R/W | Oversampling Frequency Select<br>These bits select the oversampling frequency.<br>000: $\phi$ 001: $\phi/2$<br>010: $\phi/4$ 011: $\phi/8$<br>100: $\phi/16$ 101: $\phi/32$<br>11x: Setting prohibited | 0             |
| 5   | OVS1     | 0             | R/W |  | 0             |
| 4   | OVS0     | 0             | R/W |  | 0             |

| Bit | Bit Name | Initial Value | R/W | Function   | Setting Value |
|-----|----------|---------------|-----|--|---------------|
| 3   | VREF1    | 0             | R/W | PB5/Vref/REF Pin Function Switch and Reference Voltage Select<br><br>These bits set whether to use the PB5/Vref/REF pin as the PB5 pin, Vref pin, or REF pin. In addition, these bits select whether to use an external reference voltage (Vref) or the internal reference voltage (REF) as the reference voltage to the $\Delta\Sigma$ A/D converter. Note, however, that when REF is used, the BGRSTPN bit of BGRMR must be set to 1 before setting these bits, to start operation of BGR (bandgap reference circuit).<br>00: The pin functions as the PB5 input pin.<br>01: The pin functions as the Vref input pin, and an external reference voltage (Vref) is input to the reference voltage generation circuit.<br>10: The pin functions as the REF output pin.<br>11: The pin functions as the REF output pin, and the internal reference voltage (REF) is input to the reference voltage generation circuit.<br>Setting B'11 causes the REF pin to output the internal reference voltage (REF), which is then input to the reference voltage generation circuit in the $\Delta\Sigma$ A/D converter. Set these bits to B'11 to use the internal reference voltage (REF) for $\Delta\Sigma$ A/D converter operation. | 0             |
| 2   | VREF0    | 0             | R/W |  | 1             |
| 1   | PGA1     | 0             | R/W | PGA Gain Select  | 0             |
| 0   | PGA0     | 0             | R/W | These bits specify an analog input voltage multiplied with multipliers ranging from 1/3 to 4.<br>00: x1                      01: x2<br>10: x4                        11: x1/3  | 0             |

(3) A/D Start/Status Register (ADSSR)

Address: HF061

**Table 6 A/D Start/Status Register (ADSSR)**

| Bit | Bit Name | Initial Value | R/W | Function  | Setting Value |
|-----|----------|---------------|-----|---|---------------|
| 7   | ADS      | 0             | R/W | A/D Start<br>In the wait mode (the MOD bit of ADCR is 0), setting this bit to 1 starts A/D conversion.  | 1             |
| 6   | ADST     | 0             | R   | A/D Status Flag<br>In the wait mode (the MOD bit of ADCR is 0), this bit can be read to determine the status of A/D conversion.<br>0: In an idle state<br>1: A/D conversion in operation  | —             |
| 5   | AIN1     | 0             | R/W | Analog Input Channel Select<br>These bits select the analog input channel.<br>00: Deselected<br>01: Ain1<br>10: Ain2<br>11: Deselected  | 0             |
| 4   | AIN0     | 0             |     |   | 1             |
| 3   | BYPGA    | 0             | R/W | PGA Bypass Select<br>This bit selects whether to input the analog data to the PGA or the secondary $\Delta\Sigma$ A/D converter.<br>0: Inputs the analog data to the PGA.<br>1: Inputs the analog data to the secondary $\Delta\Sigma$ A/D converter. | 1             |
| 2   | —        | 0             | —   | Reserved (these bits cannot be modified)  | —             |
| 1   | —        | 0             | —   |   | —             |
| 0   | —        | 0             | —   |   | —             |

(4) Interrupt Enable Register 2 (IENR2)

Address: H'FFF4

**Table 7 Interrupt Enable Register 2 (IENR2)**

| Bit | Bit Name | Initial Value | R/W | Function   | Setting Value |
|-----|----------|---------------|-----|--|---------------|
| 5   | IENSAD   | 0             | R/W | $\Delta\Sigma$ A/D Converter Interrupt Request Enable<br>Setting this bit to 1 enables $\Delta\Sigma$ A/D converter interrupt requests.<br>0: Disables $\Delta\Sigma$ A/D converter interrupt requests.<br>1: Enables $\Delta\Sigma$ A/D converter interrupt requests. | 1             |

(5) Interrupt Request Register 2 (IRR2)

Address: H'FFF7

**Table 8 Interrupt Request Register 2 (IRR2)**

| Bit | Bit Name | Initial Value | R/W    | Function   | Setting Value |
|-----|----------|---------------|--------|--|---------------|
| 5   | IRRSAD   | 0             | R/(W)* | ΔΣ A/D Converter Interrupt Request Flag<br>[Setting condition]<br>When ΔΣ A/D conversion is completed<br>[Clearing condition]<br>When 0 is written | 0             |

Note: \* Only 0 can be written to clear the flag.

(6) System Control Register 1 (SYSCR1)

Address: H'FFF0

**Table 9 System Control Register 1 (SYSCR1)**

| Bit | Bit Name | Initial Value | R/W | Function  | Setting Value |
|-----|----------|---------------|-----|---|---------------|
| 7   | SSBY     | 0             | R/W | Software Standby<br>This bit selects the mode to which a transition to be made when the SLEEP instruction is executed.<br>0: The transition is to the sleep mode or the sub-sleep mode.<br>1: The transition is to the standby mode or the watch mode.  | 0             |
| 3   | LSON     | 0             | R/W | Low-Speed On Flag<br>This bit selects whether to use the system clock ( $\phi$ ) or the subclock ( $\phi_{SUB}$ ) as the CPU operating clock when the watch mode is canceled.<br>0: Uses the system clock ( $\phi$ ) as the CPU operating clock.<br>1: Uses the subclock ( $\phi_{SUB}$ ) as the CPU operating clock. | 0             |

(7) System Control Register 2 (SYSCR2)

Address: H'FFF1

**Table 10 System Control Register 2 (SYSCR2)**

| Bit | Bit Name | Initial Value | R/W | Function   | Setting Value |
|-----|----------|---------------|-----|--|---------------|
| 3   | DTON     | 0             | R/W | Direct Transfer On Flag<br>This bit selects the target of transition to be made after the SLEEP instruction is executed together with SYSCR1's SSBY, TMA3, LSON bits, and SYSCR2's MSON bit.                 | 0             |
| 2   | MSON     | 0             | R/W | Middle Speed On Flag<br>This bit selects whether operation is to be in the active (high speed) mode or the active (middle speed) mode after the standby mode, the watch mode, or the sleep mode is canceled. | 0             |

(8) Clock Stop Register 1 (CKSTPR1)

Address: H'FFFA

**Table 11 Clock Stop Register 1 (CKSTPR1)**

| Bit | Bit Name | Initial Value | R/W              | Function  | Setting Value |
|-----|----------|---------------|------------------|---|---------------|
| 7   | S4CKSTP  | 1             | R/W <sup>1</sup> | SCI4 Module Standby<br>When this bit is set to 0, SCI4 enters the standby mode.<br>0: Places SCI4 in the module standby mode.<br>1: Cancels the module standby mode of SCI4.  | 1             |
| 6   | S31CKSTP | 1             | R/W              | SCI3_1 Module Standby <sup>2</sup><br>When this bit is set to 0, SCI3_1 enters the standby mode.<br>0: Places SCI3_1 in the module standby mode.<br>1: Cancels the module standby mode of SCI3_1.                           | 0             |
| 5   | S32CKSTP | 1             | R/W              | SCI3_2 Module Standby <sup>2</sup><br>When this bit is set to 0, SCI3_2 enters the standby mode.<br>0: Places SCI3_2 in the module standby mode.<br>1: Cancels the module standby mode of SCI3_2.                           | 0             |
| 4   | ADCKSTP  | 1             | R/W              | A/D Converter Module Standby<br>When this bit is set to 0, the A/D converter enters the standby mode.<br>0: Places the A/D converter in the module standby mode.<br>1: Clears the module standby mode of the A/D converter. | 0             |



| Bit | Bit Name  | Initial Value | R/W | Function   | Setting Value |
|-----|-----------|---------------|-----|--|---------------|
| 3   | DADCKSTP  | 1             | R/W | $\Delta\Sigma$ A/D Converter Module Standby<br>When this bit is set to 0, the $\Delta\Sigma$ A/D converter enters the standby mode.<br>0: Places the $\Delta\Sigma$ A/D converter in the module standby mode.<br>1: Cancels the module standby mode of the $\Delta\Sigma$ A/D converter. | 1             |
| 2   | TFCKSTP   | 1             | R/W | Timer F Module Standby<br>When this bit is set to 0, timer F enters the standby mode.<br>0: Places the timer F in the module standby mode.<br>1: Cancels the module standby mode of the timer F.   | 0             |
| 1   | FROMCKSTP | 1             | R/W | Flash Memory Module Standby<br>When this bit is set to 0, the flash memory enters the standby mode.<br>0: Places the flash memory in the module standby mode.<br>1: Cancels the module standby mode of the flash memory.   | 1             |
| 0   | RTCCKTP   | 1             | R/W | RTC Module Standby<br>When this bit is set to 0, the RTC enters the standby mode.<br>0: Places the RTC in the module standby mode.<br>1: Cancels the module standby mode of the RTC.   | 0             |

Notes: \*1. Reserved bits that can be neither written nor read in the masked ROM version.

\*2. When SCI3 is placed in the module standby mode, all the registers of SCI3 are reset.

(9) Clock Stop Register 2 (CKSTPR2)

Address: H'FFFB

**Table 12 Clock Stop Register (CKSTPR2)**

| Bit | Bit Name  | Initial Value | R/W | Function  | Setting Value |
|-----|-----------|---------------|-----|---|---------------|
| 7   | ADBACKSTP | 1             | R/W | Address Break Module Standby<br>When this bit is set to 0, address break module enters the standby mode.<br>0: Places address break module in the module standby mode.<br>1: Cancels the module standby mode of address break module. | 1             |

| Bit | Bit Name | Initial Value | R/W              | Function  | Setting Value |
|-----|----------|---------------|------------------|---|---------------|
| 6   | TPUCKSTP | 1             | R/W              | <p>TPU Module Standby</p> <p>When this bit is set to 0, the TPU enters the standby mode.</p> <p>0: Places the TPU in the module standby mode.</p> <p>1: Cancels the module standby mode of the TPU.</p>   | 0             |
| 5   | IICCKSTP | 1             | R/W              | <p>IIC2 Module Standby</p> <p>When this bit is set to 0, IIC2 enters the standby mode.</p> <p>0: Places IIC2 in the module standby mode.</p> <p>1: Cancels the module standby mode of IIC2.</p>   | 0             |
| 4   | PW2CKSTP | 1             | R/W              | <p>PWM2 Module Standby</p> <p>When this bit is set to 0, PWM2 enters the standby mode.</p> <p>0: Places PWM2 in the module standby mode.</p> <p>1: Cancels the module standby mode of PWM2.</p>   | 0             |
| 3   | AECKSTP  | 1             | R/W              | <p>Asynchronous Event Counter Module Standby</p> <p>When this bit is set to 0, the asynchronous event counter enters the standby mode.</p> <p>0: Places the asynchronous event counter in the module standby mode.</p> <p>1: Cancels the module standby mode of the asynchronous event counter.</p> | 0             |
| 2   | WDCKSTP  | 1             | R/W <sup>1</sup> | <p>Watchdog Timer Module Standby</p> <p>When this bit is set to 0, the watchdog timer enters the standby mode.</p> <p>0: Places the watchdog timer in the module standby mode.</p> <p>1: Cancels the module standby mode of the watchdog timer.</p>   | 0             |
| 1   | PW1CKSTP | 1             | R/W              | <p>PWM1 Module Standby</p> <p>When this bit is set to 0, PWM1 enters the standby mode.</p> <p>0: Places PWM1 in the module standby mode.</p> <p>1: Cancels the module standby mode of PWM1.</p>   | 0             |

| Bit | Bit Name | Initial Value | R/W | Function   | Setting Value |
|-----|----------|---------------|-----|--|---------------|
| 0   | LDCKSTP  | 1             | R/W | LCD Controller/Driver Module Standby<br>When this bit is set to 0, the LCD controller/driver enters the standby mode.<br>0: Places the LCD controller/driver in the module standby mode.<br>1: Cancels the module standby mode of the LCD controller/driver. | 0             |

Note: \*1. WDCKSTP is valid when WDON of TCSRWD1 is cleared to 0. Although clearing WDCKSTP to 0 when WDON is set to 1 (the watchdog timer is operating) sets WDCKSTP to 0, the watchdog timer does not enter the module standby mode and, instead, continues the watchdog function. As soon as the watchdog function is terminated and WDON is cleared to 0 by software, WDCKSTP takes effect, and the watchdog timer is placed in the module standby mode.

### 1.5.2 Description of Modules

Table 13 describes the modules in this sample task.

**Table 13 List of Modules**

| Module Name  | Function   |
|--------------|--|
| main( )      | Main routine<br>Performs initial setting of the $\Delta\Sigma$ A/D converter, waits for the first $\Delta\Sigma$ A/D conversion to end, enables $\Delta\Sigma$ A/D conversion end interrupt requests, and makes a transition to the sleep (high-speed) mode. |
| int_dsadc( ) | $\Delta\Sigma$ A/D converter interrupt processing routine<br>Clears $\Delta\Sigma$ A/D converter interrupt request flags, disables $\Delta\Sigma$ A/D converter interrupt requests, and stores the result of A/D conversion in the internal RAM.             |

### 1.5.3 RAM Usage

Table 14 describes RAM usage in this sample task.

**Table 14 RAM Usage**

| Label Name | Function  | Data Size | Address | Used In                 |
|------------|---|-----------|---------|-------------------------|
| ad_data    | 14-bit result of $\Delta\Sigma$ A/D conversion<br>(lower 14 bits) | 2 bytes   | H'F780  | main( )<br>int_dsadc( ) |

### 1.5.4 Link Address Specifications


Table 15 provides a description of the link addresses specified in this sample task.

**Table 15 Link Addressing**

| Section Name | Address |
|--------------|---------|
| CVECT        | H'0000  |
| P            | H'0100  |
| B            | H'F780  |

### 1.6 Flowcharts

#### 1.6.1 Main Routine



**Figure 5 Main Routine Flowchart**

1.6.2  $\Delta\Sigma$  A/D Converter Interrupt Processing Routine




Figure 6  $\Delta\Sigma$  A/D Converter Interrupt Processing Routine

### Revision Record

| Rev. | Date      | Description |                      |
|------|-----------|-------------|----------------------|
|      |           | Page        | Summary              |
| 1.00 | Sep.13.05 | —           | First edition issued |
|      |           |             |                      |
|      |           |             |                      |
|      |           |             |                      |
|      |           |             |                      |

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.  
 Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.  
 The information described here may contain technical inaccuracies or typographical errors.  
 Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.  
 Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.  
 Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.