

ISL7457SRH

Extending the TID Capability

AN1458 Rev 0.00 Mar 17, 2009

The ISL7457SRH is specified for 10krads(Si) minimum TID in SMD 5962-08230 when continuously biased as shown in Figure 1.

In many cases a 10krad(Si) TID rating is not adequate to meet mission requirements, so a method to extend the TID capability is desired. Figure 2 shows a radiation exposure circuit that biases the ISL7457SRH only 20% of the time. For the other 80% of the time, the ISL7457SRH is unbiased. Devices irradiated in this manner have demonstrated acceptable post-rad parametric limits after 50krad(Si) TID, as indicated in the Electrical Specification tables of this application note. Please note, however, that the post-50krad electrical specifications shown herein are not specified in or guaranteed by SMD 5962-08230.

Imaging Applications

Some camera CCD driver applications do not require 100% availability. In these situations, the ISL7457SRH can be left unbiased until there is a need to image. When imaging is required, the ISL7457SRH can be quickly biased by simply closing a switch. As long as the duty-cycle of the application does not exceed 20%, the TID capability can be extended up to 50krad(Si).

Conclusions

A simple method to extend the TID capability of the ISL7457SRH to 50krad(Si) has been described. This method can be applied to any space-based system that uses the device as long as 20% availability is acceptable.




FIGURE 1. RAD EXPOSURE CIRCUIT
(BIAS DUTY CYCLE = 100%)

DUTY CYCLE (SWITCH OPEN) = 80% DUTY CYCLE (SWITCH CLOSED) = 20% SW1




FIGURE 2. RAD EXPOSURE CIRCUIT (BIAS DUTY CYCLE = 20%)

Electrical Specifications $V_S+=V_H=5V\pm10\%, V_{S^-}=V_L=0V, OE=V_S+, T_A=+25^{\circ}C, Post 50krad(Si)$ unless otherwise specified. Refer to Figure 2 for radiation exposure circuit biasing.

PARAMETER	DESCRIPTION	CONDITION	MIN	TYP	MAX	UNIT
INPUT	1		<u>I</u>	U.	I.	
V _{IH}	Logic "1" Input Voltage		2			V
lн	Logic "1" Input Current	INx = V _S +	-10		10	μA
V _{IL}	Logic "0" Input Voltage				0.6	V
I _{IL}	Logic "0" Input Current	INx = 0V	-10		10	μA
OUTPUT	-1		1		1	
R _{OH}	ON Resistance V _H to OUTx	INx = V _S +, I _{OUTx} = -100mA			12	Ω
R _{OL}	ON Resistance V _L to OUTx	INx = 0V, I _{OUTx} = +100mA			7	Ω
I _{LEAK+}	Positive Output Leakage Current	$INx = V_S+$, OE = 0V, OUTx = V_S+			300	μΑ
I _{LEAK} -	Negative Output Leakage Current	$INx = V_S+$, OE = 0V, OUTx = V_S-	-50			μΑ
POWER SUPPL	Y	,				,
I _{S+}	V _S + Supply Current	INx = 0V and V _S +			5	mA
I _{S-}	V _S - Supply Current	INx = 0V and V _S +	-5			mA
I _H	V _H Supply Current	INx = 0V and V _S +			650	μΑ
IL	V _L Supply Current	INx = 0V and V _S +	-650			μΑ
SWITCHING CH	IARACTERISTICS	,	1		II.	L
t _R	Rise Time	INx = 0V to 4.5V step, C _L = 1nF			40	ns
t _F	Fall Time	INx = 4.5V to 0V step, C _L = 1nF			26	ns
$t_{RF\Delta}$	t _R , t _F Mismatch	C _L = 1nF			5	ns
t _D +	Turn-On Delay Time	INx = 0V to 4.5V step, C _L = 1nF			30	ns
t _D -	Turn-Off Delay Time	INx = 4.5V to 0V step, C _L = 1nF			40	ns
t _{DD}	t _D +, t _D - Mismatch	C _L = 1nF			12	ns
t _{ENABLE}	Enable Delay Time	INx = V_S +, OE = 0V to 4.5V step, R_L = 1k Ω			35	ns
^t DISABLE	Disable Delay Time	INX = V_S +, OE = 4.5V to 0V step, R_L = $1k\Omega$			50	ns

Electrical Specifications V_S + = V_H = 15V ±10%, V_S - = V_L = 0V, OE = V_S +, T_A = +25°C, Post 50krad(Si) unless otherwise specified. Refer to Figure 2 for radiation exposure circuit biasing.

PARAMETER	DESCRIPTION	CONDITION	MIN	TYP	MAX	UNIT
INPUT	1		•	U.	U.	
V _{IH}	Logic "1" Input Voltage		2			V
I _{IH}	Logic "1" Input Current	INx = V _S +	-10		10	μΑ
V _{IL}	Logic "0" Input Voltage				0.6	V
I _{IL}	Logic "0" Input Current	INx = 0V	-10		10	μΑ
OUTPUT	1		1			
R _{OH}	ON Resistance V _H to OUTx	INx = V _S +, I _{OUTx} = -100mA			5	Ω
R _{OL}	ON Resistance V _L to OUTx	INx = 0V, I _{OUTx} = +100mA			5	Ω
I _{LEAK+}	Positive Output Leakage Current	$INx = V_S+$, $OE = 0V$, $OUTx = V_S+$			300	μΑ
I _{LEAK} -	Negative Output Leakage Current	INx = V _S +, OE = 0V, OUTx = V _S -	-50			μΑ
POWER SUPPL	Y			•		
I _{S+}	V _S + Supply Current	INx = 0V and V _S +			5	mA
I _{S-}	V _S - Supply Current	INx = 0V and V _S +	-5			mA
I _H	V _H Supply Current	INx = 0V and V _S +			750	μA
IL	V _L Supply Current	INx = 0V and V _S +	-750			μΑ
SWITCHING CH	IARACTERISTICS		1			
t _R	Rise Time	INx = 0V to 5V step, C _L = 1nF			20	ns
t _F	Fall Time	INx = 5V to 0V step, C _L = 1nF			20	ns
$t_{RF\Delta}$	t _R , t _F Mismatch	C _L = 1nF			3	ns
t _D +	Turn-On Delay Time	INx = 0V to 5V step, C _L = 1nF			20	ns
t _D -	Turn-Off Delay Time	INx = 5V to 0V step, C _L = 1nF			20	ns
t _{DD}	t _D +, t _D - Mismatch	C _L = 1nF			5	ns
t _{ENABLE}	Enable Delay Time	INx = V_S +, OE = 0V to 5V step, R_L = $1k\Omega$			25	ns
t _{DISABLE}	Disable Delay Time	INx = V_S +, OE = 5V to 0V step, R_L = $1k\Omega$			65	ns

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/