Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

RENESAS

Application Note

78K0S/Kx1+

Sample Program (A/D Converter)

Successive A/D Conversion & Average Value Calculation

This document describes an operation overview of the sample program and how to use it, as well as how to set and use the A/D converter. In the sample program, A/D conversion is performed four times each for the analog input from the ANI0 pin and ANI1 pin, and each converted data and the average value of the converted data are saved into the RAM area.

Target devices 78K0S/KA1+ microcontroller 78K0S/KB1+ microcontroller 78K0S/KU1+ microcontroller 78K0S/KY1+ microcontroller

CONTENTS

CHAPTER 1 OVERVIEW	3
1.1 Main Contents of the Initial Settings	3
1.2 Contents Following the Main Loop	4
CHAPTER 2 CIRCUIT DIAGRAM	5
2.1 Circuit Diagram	5
CHAPTER 3 SOFTWARE	6
3.1 File Configuration	6
3.2 Internal Peripheral Functions to Be Used	7
3.3 Initial Settings and Operation Overview	7
3.4 Flow Charts	
CHAPTER 4 SETTING METHODS	10
4.1 Setting the A/D Converter	10
4.2 Input Voltage and A/D Conversion Result	19
CHAPTER 5 OPERATION CHECK USING SYSTEM SIMULATO	R SM+ 20
5.1 Building the Sample Program	20
5.2 Operation with SM+	22
CHAPTER 6 RELATED DOCUMENTS	27
APPENDIX A PROGRAM LIST	28
APPENDIX B REVISION HISTORY	40

Document No. U18915EJ2V0AN00 (2nd edition) Date Published September 2008 NS

© NEC Electronics Corporation 2007 Printed in Japan

- The information in this document is current as of July, 2008. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".

The "Specific" quality grade applies only to NEC Electronics products developed based on a customerdesignated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.

- "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
- "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
- "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

CHAPTER 1 OVERVIEW

An example of using the A/D converter is presented in this sample program. A/D conversion is performed four times each for the analog input from the ANI0 pin and ANI1 pin, and each converted data and the average value of the converted data are saved into the RAM area.

1.1 Main Contents of the Initial Settings

The main contents of the initial settings are as follows.

- Selecting the high-speed internal oscillator as the system clock source^{Note}
- Stopping watchdog timer operation
- Setting VLVI (low-voltage detection voltage) to 4.3 V \pm 0.2 V
- Generating an internal reset (LVI reset) signal when it is detected that VDD is less than VLVI, after VDD (power supply voltage) becomes greater than or equal to VLVI
- Setting the CPU clock frequency to 8 MHz
- Setting the I/O ports
- Setting the A/D converter
 - Setting the A/D conversion time to $72/f_{XP}$ (9.0 μ s)

Note This is set by using the option byte.

1.2 Contents Following the Main Loop

After completion of the initial settings, A/D conversion operation is started whereupon A/D conversion is performed four times for the analog input from the ANI0 pin and the converted data is saved into the RAM area. A/D conversion operation is stopped after the same processing is performed for the analog input from the ANI1 pin. After A/D conversion operation is stopped, the average value of the four A/D conversions performed is calculated for the ANI0 pin and for the ANI1 pin, and the average values are saved into the RAM area.

After completion of the initial settings, successive four-time A/D conversion processing (2 ch) and average value calculation processing (2 ch), as mentioned above, are repeated. In this manner, the effects of variation in the analog inputs can be suppressed by performing A/D conversion multiple times and using the average values calculated from the converted data. Furthermore, power consumption can be reduced by stopping A/D conversion operation when calculating the average values.




Figure 1-1. Basic A/D Converter Operation (A/D Conversion: 1 Time)


Caution For cautions when using the device, refer to the user's manual of each product (<u>78K0S/KU1+</u>, <u>78K0S/KV1+</u>, <u>78K0S/KA1+</u>, <u>78K0S/KB1+</u>).

CHAPTER 2 CIRCUIT DIAGRAM

This chapter describes a circuit diagram to be used in this sample program.

2.1 Circuit Diagram

A circuit diagram is shown below.



- Notes 1. Use this in a voltage range of 4.5 V \leq V_{DD} \leq 5.5 V.
 - 2. VDD of the 78K0S/KU1+ and 78K0S/KY1+ microcontrollers is used alternatively as the reference voltage input (AVREF) of the A/D converter. Make sure that the A/D converter stabilizes at the power supply voltage to be used when using the A/D converter.
 - **3.** Vss of the 78K0S/KA1+, 78K0S/KU1+, and 78K0S/KY1+ microcontrollers is used alternatively as the ground potential (AVss) of the A/D converter. Make sure to connect Vss to a stabilized GND (= 0 V).

Caution Leave all unused pins open (unconnected), except for the pins shown in the circuit diagram.

CHAPTER 3 SOFTWARE

This chapter describes the file configuration of the compressed file to be downloaded, internal peripheral functions of the microcontroller to be used, and initial settings and operation overview of the sample program, and shows a flow chart.

3.1 File Configuration

The following table shows the file configuration of the compressed file to be downloaded.

File Name	Description	Compres	sed (*.zip) File	e Included
		219	РМ 1141 1- <mark>32</mark>	32
main.asm	Source file for hardware initialization processing and main	Note 1	Note 1	
(Assembly language version)	processing of microcontroller			
main.c				
(C language version)				
op.asm	Assembler source file for setting the option byte (sets the system clock source)	•	•	
ad.prw	Work space file for integrated development environment PM+		•	
ad.prj	Project file for integrated development environment PM+		•	
ad.pri	Project files for system simulator SM+ for 78K0S/Kx1+		Note 2	
ad.prs				
ad.prm				
ad0.pnl	I/O panel file for system simulator SM+ for 78K0S/Kx1+ (used for checking peripheral hardware operations)		Note 2	•

Notes 1. "main.asm" is included with the assembly language version, and "main.c" with the C language version.

2. These files are not included among the files for the 78K0S/KU1+ microcontroller.

Remark

: Only the source file is included.

: The files to be used with integrated development environment PM+ and 78K0S/Kx1+ system PM simulator SM+ are included.



ZIP

QŊ,

: The microcontroller operation simulation file to be used with system simulator SM+ for 78K0S/Kx1+ is included.

3.2 Internal Peripheral Functions to Be Used

The following internal peripheral functions of the microcontroller are used in this sample program.

- 10-bit resolution A/D conversion: A/D converter
- VDD < VLVI detection: Low-voltage detector (LVI)
- Analog input: ANI0, ANI1 (analog input ports)


3.3 Initial Settings and Operation Overview

In this sample program, initial settings including the setting of the low-voltage detection function, selection of the clock frequency, setting of the I/O ports, and setting of the A/D converter are performed.

After completion of the initial settings, A/D conversion operation is started whereupon A/D conversion is performed four times for the analog input from the ANI0 pin and the converted data is saved into the RAM area. A/D conversion operation is stopped after the same processing is performed for the analog input from the ANI1 pin. After A/D conversion operation is stopped, the average value of the four A/D conversions performed is calculated for the ANI0 pin and for the ANI1 pin, and the average values are saved into the RAM area.


After completion of the initial settings, successive four-time A/D conversion processing (2 ch) and average value calculation processing (2 ch), as mentioned above, are repeated. In this manner, the effects of variation in the analog inputs can be suppressed by performing A/D conversion multiple times and using the average values calculated from the converted data. Furthermore, power consumption can be reduced by stopping A/D conversion operation when calculating the average values.

The details are described in the status transition diagram shown below.



3.4 Flow Charts

The flow charts for the sample program are shown below.



- **Note** Referencing the option byte is automatically performed by the microcontroller after reset release. In this sample program, the following contents are set by referencing the option byte.
 - Using the high-speed internal oscillation clock (8 MHz (TYP.)) as the system clock source
 - The low-speed internal oscillator can be stopped by using software
 - Using the P34/RESET pin as the RESET pin

CHAPTER 4 SETTING METHODS

This chapter describes the A/D converter setting.

For other initial settings, refer to the <u>78K0S/Kx1+ Sample Program (Initial Settings) LED Lighting Switch</u> <u>Control Application Note</u>. For interrupt, refer to the <u>78K0S/Kx1+ Sample Program (Interrupt) External Interrupt</u> <u>Generated by Switch Input Application Note</u>. For low-voltage detection (LVI), refer to the <u>78K0S/Kx1+ Sample</u> <u>Program (Low-Voltage Detection) Reset Generation During Detection at Less than 2.7 V Application Note</u>.

For how to set registers, refer to the user's manual of each product (<u>78K0S/KU1+</u>, <u>78K0S/KY1+</u>, <u>78K0S/KA1+</u>, <u>78K0S/KB1+</u>).

For assembler instructions, refer to the **<u>78K/0S Series Instructions User's Manual</u>**.

4.1 Setting the A/D Converter

The A/D converter uses the following six registers.

- A/D converter mode register (ADM)
- Analog input channel specification register (ADS)
- 10-bit A/D conversion result register (ADCR)
- 8-bit A/D conversion result register (ADCRH)
- Port mode register x (PMx)
- Port mode control register x (PMCx)

<Example of the procedure for setting the basic A/D converter operation>

- <1> Using the FR2 to FR0 bits to set the A/D conversion time
- <2> Setting (1) the ADCE bit
- <3> Using the ADS register to set the analog input channel
- <4> Waiting for four clocks (executing two NOP instructions or an instruction equivalent to two machine cycles)
- <5> Setting (1) the ADCS bit: starting A/D conversion operation

Cautions 1. Steps <1> to <3> may be performed randomly.

2. Leave an interval of at least 1 μ s between steps <2> and <5>.

(1) ADM register setting

This register sets the conversion time for the analog input to be A/D converted, and starts or stops conversion operation.

ADM											
ADCS	0	FR2	FR1	FR0	0	0	ADO	ЭE			
								Co	omparator opera	tion control ^{Note 1}	
								(Note 2 Stops cor	nparator operation.	
							L		1 Enables	comparator operation.	
A/D conversion time and sampling time settings											
									Reference vol range ^{Note 3}		Conversion time ^{Note 5}
					Γ	0	0	0	$AV_{\text{REF}} \! \geq \! 4.5 ~V$	12/fxp (1.5 μs)	36/fxp (4.5 µs)
						1	0	0	$AV_{\text{REF}} \! \geq \! 4.0 ~V$	24/fxp (3.0 μs)	72/fxp (9.0 μs)
						1	1	0	$AV_{REF} \ge 2.85$ \	/ 96/fxp (12.0 μs)	144/fxp (18.0 μs)
						1	0	1		48/fxp (6.0 μs)	96/fxp (12.0 μs)
						0	1	0		48/fxp (6.0 μs)	72/fxp (9.0 μs)
						0	0	1		24/fxp (3.0 μs)	48/fxp (6.0 μs)
						1	1	1	$AV_{\text{REF}} \!\geq\! 2.7~V$	176/fxp (22.0 µs)	224/fxp (28.0 μs)
						0	1	1	1	88/fxp (11.0 μs)	112/fxp (14.0 μs)
The values in parentheses are the time values when operating at $f_{XP} = 8$ MHz. A/D conversion operation control											
								0	Stops convers	ion operation.	
L								1 Note 2	Starts convers	ion operation.	

Figure 4-1. Format of A/D Converter Mode Register (ADM)

Remarks 1. fxp: Oscillation frequency of the clock supplied to peripheral hardware

2. The conversion time refers to the total of the sampling time and the time from successively comparing the sampling value until the conversion result is output.

(Notes and Cautions are given on the next page.)

Notes 1. The operation of the comparator is controlled by ADCS and ADCE, and the time from starting the operation until it stabilizes takes 1 μs. The conversion data, therefore, becomes valid starting from the first conversion data, by setting ADCS to 1 after at least 1 μs elapses since ADCE was set to 1. If ADCS is set to 1 without waiting for at least 1 μs, ignore the first conversion data.

ADCS	ADCE	A/D Conversion Operation
ADC3	ADCE	A/D Conversion Operation
0	0	Stopped (No DC power consumption path exists.)
0	1	Conversion wait mode (Only the comparator consumes
		power.)
1	×	Conversion mode

Table 4-1. ADCS and ADCE Settings

- **2.** Even when ADCE is 0 (comparator operation is stopped), A/D conversion operation starts if ADCS is set to 1. Ignore the first conversion data, however, because it is outside the guaranteed-value range.
- **3.** Be sure to set FR2, FR1, and FR0 in accordance with the reference voltage range, so that Notes 4 and 5, below, are satisfied.


Example: When AV_{REF} ≥ 2.7 V, fxp = 8 MHz

- The sampling time is at least 11.0 μ s, and the A/D conversion time is at least 14.0 μ s and less than 100 μ s.
- Set FR2, FR1, and FR0 to 0, 1, 1 or 1, 1, 1.
- 4. Set the sampling time as follows.
 - AVREF \geq 4.5 V: At least 1.0 μ s
 - AVREF \geq 4.0 V: At least 2.4 μ s
 - AVREF \geq 2.85 V: At least 3.0 μ s
 - AVREF \geq 2.7 V: At least 11.0 μ s
- 5. Set the A/D conversion time as follows.
 - AV_{REF} \geq 4.5 V: At least 3.0 μ s and less than 100 μ s
 - AV_{REF} \geq 4.0 V: At least 4.8 μ s and less than 100 μ s
 - AV_{REF} \geq 2.85 V: At least 6.0 μs and less than 100 μs
 - AV_{REF} \geq 2.7 V: At least 14.0 μ s and less than 100 μ s
- Cautions 1. The above sampling times and conversion times do not include clock frequency errors. Select sampling time and conversion time that satisfy the conditions described in Notes 4 and 5, in consideration of clock frequency errors (an error margin of maximum ±5% when using the high-speed internal oscillator).
 - 2. To start A/D conversion after a bit other than ADCS of ADM is manipulated while A/D conversion is stopped (ADCS = 0), set ADCS to 1 after executing two NOP instructions or an instruction equivalent to two machine cycles.
 - 3. Stop A/D conversion (ADCS = 0) before rewriting bits FR0 to FR2.
 - 4. Be sure to clear bits 6, 2, and 1 to "0".

(2) ADS register setting

This register specifies the input port of the analog voltage to be A/D converted.

Figure 4-2. Format of Analog Input Channel Specification Register (ADS)



Caution Be sure to clear bits 2 to 7 to "0".

(3) ADCR register operation

This register is a read-only 16-bit register that retains the A/D conversion result. The higher six bits are fixed to 0. Each time A/D conversion ends, the conversion result is loaded from the successive approximation register, and is stored into ADCR, in the order starting from bit 1 of FF19H. FF19H indicates the higher 2 bits of the conversion result, and FF18H indicates the lower 8 bits of the conversion result.



0	0	0	0	0	0						
			FF1	9Н				FF1	8H		

Caution When the ADM and ADS registers have been written, the contents of the ADCR register may become undefined. Read the conversion result before writing to the ADM and ADS registers, after completion of conversion operation. A correct conversion result may not be read at a timing other than that mentioned above.

(4) ADCRH register operation

This register is a read-only 8-bit register that retains the A/D conversion result. It stores the higher 8 bits of a 10-bit resolution result.


Figure 4-4	Format of 8-bit A/D	Conversion Result	Register (ADCRH)
------------	---------------------	--------------------------	------------------

ADCRH	ł			

(5) PMC2 register and PM2 register settings


When using the ANI0/P20 to ANI3/P23 pins as analog inputs, set PMC20 to PMC23 and PM20 to PM23 to 1.

Figure 4-5. Format of Port Mode Control Register 2 (PMC2)



Caution When PMC20 to PMC23 are set to 1, the P20/ANI0 to P23/ANI3 pins cannot be used as port pins. Be sure to set the pull-up resistor option registers (PU20 to PU23) to 0 for the pins set to the A/D converter mode.


Figure 4-6. Format of Port Mode Register 2 (PM2)



[Example] When starting A/D conversion operation by setting the analog input channel to ANI0 and the A/D conversion time to 9 μ s

(Oscillation frequency of the clock supplied to peripheral hardware $(f_{XP}) = 8$ MHz) (Same contents as in this sample program source)

(1) Register settings



1


Input mode

(2) Sample program

<1> Assembly language

SET1	PMC2.0	
SET1	PM2.0	
MOV	ADM,	#0010000B
SET1	ADCE	
MOV	ADS,	#00H
NOP		
NOP		
SET1	ADCS	


<2> C language




[Excerpt from this sample program source]

An excerpt from <u>APPENDIX A PROGRAM LIST</u>, which is related to the A/D converter function, is shown below (same contents as in [Example] mentioned above).

(1) Assembly language







4.2 Input Voltage and A/D Conversion Result

The analog input voltage input from the analog input pins (ANI0 to ANI3) and the theoretical A/D conversion result (ADCR register)^{Note} have a relation expressed by the following expression.

• ADCR register (10-bit resolution)

ADCR = INT
$$(\frac{V_{AIN}}{AV_{REF}} \times 1024 + 0.5)$$

or

$$(\text{ADCR}-0.5)\times\frac{\text{AV}_{\text{REF}}}{1024} \leq V_{\text{AIN}} < (\text{ADCR}+0.5)\times\frac{\text{AV}_{\text{REF}}}{1024}$$

- $\label{eq:Remark} \textbf{Remark} \quad \textbf{INT (): Function returning the integral part of the value within parentheses}$
 - VAIN:
 Analog input voltage

 AVREF:
 AVREF pin voltage

 ADCR:
 10-bit A/D conversion result register (ADCR) value

Calculation example: When the analog input voltage is 1.96 V and the AVREF pin voltage is 5 V

• ADCR = INT
$$(\frac{1960}{5000} \times 1024 + 0.5) = INT (401.908) = 401 = 0191H$$

Note There are two types of A/D conversion result registers.

- ADCR register: Stores the A/D conversion result (10-bit resolution)
- ADCRH register: Stores the higher 8 bits of the A/D conversion result (10-bit resolution)

CHAPTER 5 OPERATION CHECK USING SYSTEM SIMULATOR SM+

This chapter describes how the sample program operates with system simulator SM+ for 78K0S/Kx1+, by using the assembly language file (source files + project file) that has been downloaded by selecting the icon.

<R> Caution System simulator SM+ for 78K0S/Kx1+ is not supported with the 78K0S/KU1+ microcontroller (as of July 2008). The operation of the 78K0S/KU1+ microcontroller, therefore, cannot be checked by using system simulator SM+ for 78K0S/Kx1+.

<R> 5.1 Building the Sample Program

To check the operation of the sample program by using system simulator SM+ for 78K0S/Kx1+ (hereinafter referred to as "SM+"), SM+ must be started after building the sample program. This section describes how to build a sample program by using the assembly language sample program (source program + project file) downloaded by clicking the icon. See the <u>78K0S/Kx1+ Sample Program Startup Guide Application Note</u> for how to build other downloaded programs.

For the details of how to operate PM+, refer to the PM+ Project Manager User's Manual.



[Column] Build errors

Change the compiler option setting according to the following procedure when the error message "A006 File not found 'C:\NECTOOLS32\LIB78K0S\s0sl.rel" or "*** ERROR F206 Segment '@ @DATA' can't allocate to memory - ignored." is displayed, when building with PM+.

<1> Select [Compiler Options] from the [Tool] menu.

<2> The [Compiler Options] dialog box will be displayed. Select the [Startup Routine] tab.


<3> Uncheck the [Using Fixed Area of Standard Library] check box. (Leave the other check boxes as they are.)

A RAM area of 118 bytes that has been secured as a fixed standard library area will be enabled for use when the [Using Fixed Area of Standard Library] check box is unchecked; however, the standard libraries (such as the getchar function and malloc function) will be disabled for use.

The [Using Fixed Area of Standard Library] check box is unchecked by default when the file that has been downloaded by clicking the **prop** icon is used in this sample program.

- (1) Start PM+.
- (2) Select "ad.prw" by clicking [Open Workspace] from the [File] menu and click [Open]. A workspace into which the source file will be automatically read will be created.
- (3) Select [Project Settings] from the [Project] menu. When the [Project Settings] window opens, select the name of the device to be used (the device with the largest ROM or RAM size will be selected by default), and click [OK].

Remark Screenshots of the Sample Program (Initial Settings) LED Lighting Switch Control are shown below.



- (4) Click [4] ([Build] button). When the source files are built normally, the message "I3500: Build completed normally," will be displayed.
- (5) Click the [OK] button in the message dialog box. A HEX file for flash memory writing will be created.

Remark Screenshots of the Sample Program (Initial Settings) LED Lighting Switch Control are shown below.

🚟 PM+ - initial.prw [OutPut]	
<u>File Edit Find Layer View Project Build Too</u>	Window Help
% - D 🛎 🖬 🖨 🖪 X 🦄 🖻	
Initialization - Initialization 💽 Debug Bu	⊌ <mark>▲ 基 </mark>
😫 ProjectWindow 📃 🗖 🗙	
Files Memo	
Initialization Initialization Foreign Source Files	
Include Files Project Related Files	Click
Other Files	 "C:\Program Files\NEC Electronics Tools\RA78K0S\W2.00\bin\ra78k0s.exe" -fmain.prail PASS_OUTOBJ Starti Assembly complete, 0 error(s) and 0 warning(s) found.i "C:\Program Files\NEC Electronics Tools\RA78K0S\W2.00\bin\ra78k0s.exe" -fop.prail PASS_OUTOBJ Starti Assembly complete, 0 "C:\Program Files\NE UTOBJ Starti MA WC:\Program Files\NE I3500: Build completed normally. %k0s.exe" -fa.poci (s) found.i
	Click
	A HEX file for flash memory writing will be generated.

5.2 Operation with SM+

This section describes examples of checking the operation on the I/O panel window or timing chart window of SM+. For the details of how to operate SM+, refer to the <u>SM+ System Simulator Operation User's Manual</u>.

- <R> (1) When SM+ for 78K0S/Kx1+ W1.02 ("SM+" hereafter) is used in the environment of PM+ Ver. 6.30, SM+ cannot be selected as the debugger. In this case, start SM+ via method (a) or (b) described below, while keeping PM+ running after completing building a project.
 - (a) When starting SM+ in PM+
 - <1> Select [Register Ex-tool] from the [Tool] menu and register "SM+ for 78K0S/Kx1+".
 - <2> Select [Ex-tool Bar] from the [View] menu and add the SM+ icon to the PM+ toolbar.
 - <3> Click the SM+ icon and start SM+.

(See the PM+ help for details on how to register external tools.)

(b) When not starting SM+ in PM+•Start SM+ from the Windows start menu.

(2) The following screen will be displayed when SM+ is started. (This is a sample screenshot of when an assembly language source file downloaded by clicking the real icon was used.)


t	
🚟 SM+ for 78KOS : ad.prj	
Eile Edit View Option Run Event Browse Jump Simulator Window Help	
▯▶▶◣ਙ▶≫▲ ◙ॾॿ ◙ॡॡ Q⊿क़ऺ₿ ॾॡख़ ฃ ! ▼	1 🕫 🔞
🏠 🚅 🗐 으 으 ふ 🖻 💼 🛤 ? 🍒 🃅 💷 🧱 🖬 🕆 📩 蒸 点 = 囲 \ominus 送	8.8. = • +
Source (main.asm)	🛱 ad0.pnl 📃 🗖 🗙
Search << >> Watch Quick Refresh Close	
120;	
MOUW AX, #RSTACKTOP 122 MOUW SP, AX ; Set the stack poin 123 MOUW SP, AX ; Set the stack poin	
125; Initialize the watchdog timer 126;	
* 127 128 128 MOU WDTM, #01110111B ; Stop the watchdog 129:	OmV OmV
130; Detect low-voltage + set the clock	20 100 k. 4 (2004)
132 132 133; Set the clock <1>	
* 134 MOU PCC, #00000000B ; The clock supplied * 135 MOU LSRCM, #00000001B ; Stop the oscillati	
136 137; Check the reset source	
 How A RESF ; Read the reset source HOW A, RESF ; Read the reset source BT A.0, \$HRST300 ; Omit subsequent LU 	
140 140 Salar S	
<u> </u>	
🗷 Memory	🖪 Watch 📃 🗖 🔀
Search << >> Refresh Modify Close	Add Delete Up Down Refresh Close
Addr+0 +1 +2 +3 +4 +5 +6 +7 +8 +9 +A +B +C +D +E +F	+RADBUFF0141 0×FE20 +RADBUFF1[4] 0×FE28
FE0000 00 00 00 00 00 00 00 00 00 00 00 0	
FE2000 00 00 00 00 00 00 00 00 00 00 00 00	
FE4000 00 00 00 00 00 00 00 00 00 00 00 00	
FE50 00 00 00 00 00 00 00 00 00 00 00 00 0	
FE7000 00 00 00 00 00 00 00 00 00 00 00 00	
FE9000 00 00 00 00 00 00 00 00 00 00 00 00	
FEBO00 00 00 00 00 00 00 00 00 00 00 00 00	
main.asm#121 0082	AUTO INS

(3) Click 🕨 ([Restart] button). The program will be executed after the CPU is reset and the following screen will be displayed.

	SM+ for 78KOS : ad.prj	
	Edit View Option Run Evenit Browse Jump Simulator Window Help	
	▶▶▶★★∀₩▲ ፼800 ፼8100 Q4 m Q 2 4 m Q 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
Click 🧹	2 2 3 階 略 禹 ? <u>条 器 ■ 描 时</u> ☆ 素 素 」= 曲 ● ※ 8. 8. 毎 ⑨ ÷	
	7 ≜ ≜ ♠ ▶ ▶ ▶ ▶ ▶ ▶ ▶ ▶ ▶	
	St <u>Seerch Backward m</u>)	
	Search << >> Watch Quick Refresh Close	^
	120 121 MOUW AX, HRSTACKTOP 122 MOUW SP, AX ; Set the stack poin	≡.
	124 125; Initialize the watchdog timer	
	1266	
	129 0mv 0mv	
	132 The input	
	134 MOU PCC, #0000000B ; The clock supplied 135 MOU LSRCM, #0000000B ; Stop the oscillati voltage of	
	136 the ANIO pin the ANII pin the ANII pin	n
	138 MOU A, RESF ; Read the reset sou 139 BT A.0, \$HRSI300 ; Omit subsequent LU 140 Can be set. can be set.	
	141 - Atl - Cot lourupltage detection	≥:
	Memory	
	iearch << >> Refresh Modify Close Add Delete Up Down Refresh	Close
	ddr+0 +1 +2 +3 +4 +5 +6 +7 +8 +9 +A +E +C +D +E +F +R4DBUFF1[4] ØxFE20	
	20000 00 00 00 00 00 00 00 00 00 00 00 0	
	22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
	24000 00 00 00 00 00 00 00 00 00 00 00 00	
		· · · · · · · · ·
	in.esm#121 0062 RUN AUTO INS	

This turns red during program execution.


(4) The first character changes from a plus sign ("+") to a minus sign ("-"), and the data will be expanded and displayed below "-RADBUFF0 [4]" and "-RADBUFF1 [4]", by double-clicking "+RADBUFF0 [4]" and "+RADBUFF1 [4]" on the [Watch] window.




- (5) The input voltage can be changed by dragging the motion point (red dot) located at the level gauge on the I/O panel window during program execution. Check that the A/D conversion data on the [Watch] window and [Memory] window change as a result of changing the input voltage.
 - **Remarks 1.** For the relation between the input voltages from the ANI0 and ANI1 pins, and the A/D conversion data, refer to <u>4.2 Input Voltage and A/D Conversion Result</u>.
 - 2. The A/D converter reference voltage input (AVREF) is set to 5 V by default. To change the AVREF voltage value, a level gauge must be added to the input panel. For the level gauge added, set the connection pin to "AVREF" and the maximum input value to an arbitrary value in the property settings. After setting the properties, set the AVREF voltage value by selecting "Input simulation" and dragging the motion point located on the level gauge on the I/O panel window.

I/O Panel Window		[Watch] Window
J960mV L960mV Set the input voltage from the ANI0 pin to 1,960 mV	Watch Add Delete Up RADBUFF0[4] RADBUFF0[1] RADBUFF0[1] RADBUFF0[3] -RADBUFF1[4] RADBUFF1[4] RADBUFF1[4] RADBUFF1[2] RADBUFF1[3] RADBUFF1[3] RADBUFF1[3] RADDATA0 RADDATA1	Down Refresh Close ØxFE20 Data of the first to Øx0191 fourth A/D conversions Øx0191 of the ANIO pin input Øx000 Average value of the four Øx001 Average value of the four Øx00 Average value of the four
	[Memory] Window	
Men Lower 8 bits of Search / Higher 2	f ADCR bits of ADCR	
Addr+0+1+2+3FE0000000000FE1000000000FE2091019101FE3000000000FE4200000000Save data of the firstSave data ofA/D conversionsecond A/Dperformed for theconversionANI0 pin inputperformed forFEB000ANI0 pin inputFED0000000	+4 +5 +6 +7 +8 +9 +A +B 00 00 00 00 00 00 00 00 00 01 91 01 00 <	+C +D +E +F 00 00 00 00 00 00 00 00 91 01, 00 00 Save data of the average value of the four A/D conversions performed for the ANI0 pin input

Example 1: Input voltage from the ANI0 pin: 1,960 mV, input voltage from the ANI1 pin: 0 mV





CHAPTER 6 RELATED DOCUMENTS

Document Name			Japanese/English	
78K0S/KU1+ User's Manual			<u>PDF</u>	
78K0S/KY1+ User's Manual			<u>PDF</u>	
78K0S/KA1+ User	's Manual		<u>PDF</u>	
78K0S/KB1+ User	78K0S/KB1+ User's Manual			
78K/0S Series Inst	78K/0S Series Instructions User's Manual			
RA78K0S Assembler Package User's Manual Language			<u>PDF</u>	
	Operation			
CC78K0S C Compiler User's Manual Language			<u>PDF</u>	
	Operation			
PM+ Project Manager User's Manual			<u>PDF</u>	
SM+ System Simulator Operation User's Manual			<u>PDF</u>	
······································		78K0S/KU1+	<u>PDF</u>	
		78K0S/KY1+	<u>PDF</u>	
		78K0S/KA1+	<u>PDF</u>	
		78K0S/KB1+	PDF	
78K0S/Kx1+	Sample Program Startup Guide		<u>PDF</u>	
Application Note	Sample Program (Initial Settings) LED Lighting Switch Control		<u>PDF</u>	
	Sample Program (Interrupt) External Interrupt Generated by Switch Input		<u>PDF</u>	
	Sample Program (Low-Voltage Detection) Reset Generation During Detection at Less than 2.7 V		PDF	

APPENDIX A PROGRAM LIST

As a program list example, the 78K0S/KB1+ microcontroller source program is shown below.

main.asm (Assembly language version)

```
;
;
    NEC Electronics
                 78K0S/KB1+
;
   78K0S/KB1+ Sample program
A/D converter
;<<History>>
   2007.8.-- Release
:
;<<Overview>>
;
;This sample program presents an example of using the A/D converter. A/D
; conversion is performed four times for the analog input to the ANIO pin
;and ANI1 pin, and the conversion results are saved into the RAM area.
;The A/D conversion results are read by using poling processing of the
;INTAD interrupt request flag. Furthermore, A/D conversion data of the
;ANIO pin is saved in 10-bit resolution by reading the ADCR register, and
;the A/D conversion data of the ANI1 pin is saved in 8-bit resolution by
; reading the ADCRH register. The average value of each data is calculated
; and saved into the RAM area.
;
 <Principal setting contents>
;
;
; - Stop the watchdog timer operation
; - Set the low-voltage detection voltage (VLVI) to 4.3 V +-0.2 V
; - Generate an internal reset signal (low-voltage detector) when VDD < VLVI
after VDD >= VLVI
; - Set the CPU clock to 8 MHz
 - Set the clock supplied to the peripheral hardware to 8 MHz
;
 - Set the A/D converter conversion time to 9.0 us
;
;
;
 <A/D conversion results and data storage location of the average values>
;
;
    -----+
                     Data Type
   Label | Data |
;
                                          A/D Conversion
;
  Name Length
                                         Port
                  _____
;
  |_____
;
  [RADBUFF0]16 bits 10-bit A/D conversion data (1st time)] P20/ANI0
        16 bits 10-bit A/D conversion data (2nd time) P20/ANIO
;
;
         16 bits 10-bit A/D conversion data (3rd time)
                                           P20/ANI0
;
        16 bits 10-bit A/D conversion data (4th time) P20/ANIO
     ;
;
  RADBUFF18 bits8-bit A/D conversion data (5th time)P21/ANI1
         8 bits 8-bit A/D conversion data (6th time) P21/ANI1
;
         8 bits 8-bit A/D conversion data (7th time) P21/ANI1
;
```

| 8 bits| 8-bit A/D conversion data (8th time)| P21/ANI1 ; ; ; RADDATA0 16 bits Average value of the 1st to 4th data RADDATA1 8 bits Average value of the 5th to 8th data ; ; ;<<I/O port settings>> ; Input: P20, P21 Output: P00-P03, P22, P23, P30-P33, P40-P47, P120-P123, P130 ; ; # All unused ports are set as the output mode. ; Vector table ; ; XVCT CSEG AT 0000н DW IRESET ;(00) RESET IRESET DW ;(02) --DW IRESET ;(04) --DW IRESET ;(06) INTLVI ;(08) INTPO DW IRESET IRESET ;(OA) INTP1 DW ;(OC) INTTMH1 IRESET DW DW IRESET ;(0E) INTTM000 IRESET ;(10) INTTM010 DW IRESET ;(12) INTAD DW IRESET ;(14) --DW ;(16) INTP2 DW IRESET ;(18) INTP3 IRESET DW ;(1A) INTTM80 DW IRESET ;(1C) INTSRE6 DW IRESET IRESET DW ;(1E) INTSR6 ;(20) INTST6 DW IRESET ; Define the RAM ; ; DRAM DSEG SADDRP RADBUFF0: DS 8 ; For storing the 10-bit A/D conversion results RADBUFF1: DS 4 ; For storing the 8-bit A/D conversion results RADDATAO: DS 2 ; For storing the average value of the 10-bit A/D conversion results RADDATA1: DS 1 ; For storing the average value of the 8-bit A/D conversion results ; ; Define the memory stack area DSTK DSEG AT OFEEOH

RSTACKEND: DS 20H ; Memory stack area = 32 bytes RSTACKTOP: ; Start address of the memory stack area = FF00H ; ; Initialization after RESET XMAIN CSEG UNIT IRESET: Initialize the stack pointer MOVW AX, #RSTACKTOP ; Set the stack pointer MOVW SP, AX Initialize the watchdog timer MOV WDTM, #01110111B ; Stop the watchdog timer operation ;______ Detect low-voltage + set the clock ;----- Set the clock <1> -----MOV PCC, #0000000B ; The clock supplied to the CPU (fcpu) = fxp (= fx/4 = 2 MHz) #0000001B ; Stop the oscillation of the low-speed MOV LSRCM, internal oscillator ;----- Check the reset source -----MOV A, RESF ; Read the reset source A.0, \$HRST300 ; Omit subsequent LVI-related processing and go BTto SET CLOCK during LVI reset ;----- Set low-voltage detection -----MOV LVIS, #00000000B ; Set the low-voltage detection level (VLVI) to 4.3 V +-0.2 V SET1 LVION ; Enable the low-voltage detector operation MOV A, #40 ; Assign the 200 us wait count value ;----- 200 us wait -----HRST100: DEC Α \$HRST100 ; 0.5[us/clk] x 10[clk] x 40[count] = 200[us] BNZ ;----- VDD >= VLVI wait processing -----HRST200: NOP BT LVIF, \$HRST200 ; Branch if VDD < VLVI SET1 LVIMD ; Set so that an internal reset signal is generated when VDD < VLVI ;----- Set the clock <2> -----HRST300: MOV PPCC, #0000000B ; The clock supplied to the peripheral hardware (fxp) = fx (= 8 MHz)

; -> The clock supplied to the CPU (fcpu) = fxp = 8 MHz_____ ;-----Initialize the port 0 ;------_____ MOM P0, #0000000B ; Set output latches of P00-P03 as low PMO, #11110000B ; Set P00-P03 as output mode MOV ;------Initialize the port 2 #0000000B ; Set output latches of P20-P23 as low MOV P2. PMC2, #00000011B ; Set P20 and P21 to A/D converter mode MOV PM2, #11110011B ; Set P22 and P23 as output mode, P20 and P21 as MOV input mode Initialize the port 3 P3, #0000000B ; Set output latches of P30-P33 as low MOV PM3, #11110000B ; Set P30-P33 as output mode MOV Initialize the port 4 P4, #0000000B ; Set output latches of P40-P47 as low MOV PM4, #0000000B ; Set P40-P47 as output mode MOV ;------Initialize the port 12 ;------MOV P12, #0000000B ; Set output latches of P120-P123 as low MOV PM12, #11110000B ; Set P120-P123 as output mode Initialize the port 13 MOV P13, #00000001B ; Set output latch of P130 as high Set the A/D converter ;------MOV ADM, #00100000B ; A/D conversion time = 72/fxp (= 9.0 us) ; ; Main loop MMAINLOOP: ;------ANIO pin A/D conversion processing (save the conversion results in 10bit resolution) MOVW HL, #RADBUFF0 ; Specify the table address for storing the 10bit A/D conversion data MOV B, #4 ; Specify the number of A/D conversions

SET1 ADCE ; Enable comparator operation ADS, #00H ; Initialize the analog input channel to ANIO MOV NOP NOP SET1 ADCS ; Start A/D conversion operation LMLP100: ;----- Wait for A/D conversion completion -----CLR1 ADIF ; Clear the INTAD interrupt request LMLP150: NOP BF ADIF, \$LMLP150 ; Wait for an INTAD interrupt ;----- Store the conversion data -----MOVW AX, ADCR ; Read the 10-bit A/D conversion data [HL+1], A ; Store the higher 2 bits MOV XCH A, X MOV [HL], A ; Store the lower 8 bits ; Increment the table address by 2 INC T. INC L DBNZ B, \$LMLP100 ; Branch if the number of A/D conversions < 4 ANI1 pin A/D conversion processing (save the conversion results in 8-bit ; resolution) ;-----MOVW HL, #RADBUFF1 ; Specify the table address for storing the 8bit A/D conversion data MOV B, #4 ; Specify the number of A/D conversions MOV ADS, #01H ; Set the analog input channel to ANI1 T.MT.P200: ;----- Wait for A/D conversion completion -----CLR1 ADIF ; Clear the INTAD interrupt request LMLP250: NOP BFADIF, \$LMLP250 ; Wait for an INTAD interrupt CLR1 ADIF ; Clear the INTAD interrupt request ;----- Store the conversion data -----MOV A, ADCRH ; Read the 8-bit A/D conversion data ; Store the A/D conversion data MOV [HL], A ; Increment the table address by 1 INC T. DBNZ B, \$LMLP200 ; Branch if the number of A/D conversions < 4 CLR1 ADCS ; Stop A/D conversion operation CLR1 ADCE ; Stop comparator operation Calculate the average value of the 10-bit A/D conversion data (ANIO pin) ;-----#RADBUFF0 ; Specify the table address for storing the 10-MOVW HL, bit A/D conversion data MOVW AX, #0000H ; Clear the AX register

;----- Add -----#4 ; Specify the number of additions MOV B, LMLP300: XCH Α, Х ADD Α, [HL] ; Add the lower 8 bits XCH Α, Х ADDC A, [HL+1] ; Add the higher 2 bits (including carried lower bits) INC T. ; Increment the table address by 2 INC L \$LMLP300 ; Branch if the number of additions < 4</pre> DBNZ B, ;---- Calculate the average value -----#2 ; Specify the number of right-shifts (= x1/2)MOV B, LMLP350: ROR 1 ; Right-shift the higher bits by 1 Α, XCH Α, Х RORC A, ; Right-shift the lower bits by 1 (including 1 shifting of higher bits) XCH Α, Х \$LMLP350 ; Branch if the number of right-shifts < 2 DBNZ B, AND #00000011B ; Mask bits other than higher bits 0 and 1 Α. MOVW RADDATA0, AX ; Store the average value (10-bit data) into raddata0 Calculate the average value of the 8-bit A/D conversion data (ANI1 pin) ;------MOVW HL, #RADBUFF1 ; Specify the table address for storing the 8bit A/D conversion data MOVW AX, #0000H ; Clear the AX register ;----- Add -----#4 в, ; Specify the number of additions MOV LMLP400: ; Add ADD Α, [HL] ; Branch if no bits are carried BNC \$LMLP420 INC X ; Increment the higher bits by 1 LMLP420: INC ; Increment the table address by 1 L \$LMLP400 DBNZ B, ; Branch if the number of additions < 4 ;---- Calculate the average value -----; Specify the number of right-shifts (= x1/2)MOV в, #2 LMLP450: XCH Α, Х ; Right-shift the higher bits by 1 ROR Α, 1 XCH Α, Х RORC A, 1 ; Right-shift the lower bits by 1 (including shifting of higher bits) DBNZ B, \$LMLP450 ; Branch if the number of right-shifts < 2 MOV RADDATA1, A ; Store the average value (8-bit data) to RADDATA1 BR !MMAINLOOP ; Go to the MMAINLOOP

end

main.c (C language version)

/******	* * * * * * * * * * * * * * * * * * * *
NEC Electronics	78K0S/KB1+
* * * * * * * * * * * * * * * * * * * *	******
78K0S/KB1+ Samp	e program
A/D converter	***************************************
< <history>></history>	
2007.8 Relea	ase
******	* * * * * * * * * * * * * * * * * * * *

<< 0verview>>

This sample program presents an example of using the A/D converter. A/D conversion is performed four times for the analog input to the ANIO pin and ANII pin, and the conversion results are saved into the RAM area. The A/D conversion results are read by using poling processing of the INTAD interrupt request flag. Furthermore, A/D conversion data of the ANIO pin is saved in 10-bit resolution by reading the ADCR register, and the A/D conversion data of the ANII pin is saved in 8-bit resolution by reading the ADCRH register. The average value of each data is calculated and saved into the RAM area.

<Principal setting contents>

- Stop the watchdog timer operation

- Set the low-voltage detection voltage (VLVI) to 4.3 V +-0.2 V

- Generate an internal reset signal (low-voltage detector) when VDD < VLVI after VDD >= VLVI

- Set the CPU clock to 8 MHz

- Set the clock supplied to the peripheral hardware to 8 MHz

- Set the A/D converter conversion time to 9.0 us

<A/D conversion results and data storage location of the average values>

Variable Name	Data Length	Data Type	A/D Conversion Port
g_ushnAdBuff0	16 bits 16 bits	10-bit A/D conversion data (1st time) 10-bit A/D conversion data (2nd time) 10-bit A/D conversion data (3rd time) 10-bit A/D conversion data (4th time)	P20/ANI0 P20/ANI0 P20/ANI0 P20/ANI0 P20/ANI0
g_ucAdBuff1 	8 bits 8 bits 8 bits 8 bits	8-bit A/D conversion data (6th time) 8-bit A/D conversion data (7th time)	P21/ANI1 P21/ANI1 P21/ANI1 P21/ANI1 P21/ANI1
 g_ushnAdData0 g_unAdData1 +		Average value of the 1st to 4th data Average value of the 5th to 8th data	 _ _

```
<<I/O port settings>>
 Input: P20, P21
 Output: P00-P03, P22, P23, P30-P33, P40-P47, P120-P123, P130
 # All unused ports are set as the output mode.
/*_____
   Preprocessing directive (#pragma)
----*/
                      /* SFR names can be described at the C
#pragma
      SFR
source level */
                      /* NOP instructions can be described at
#pragma NOP
the C source level */
/*_____
   Define the global variables
*/
for storing the 10-bit A/D conversion data */
sreg static unsigned char g_ucAdBuff1[4];
                                  /* 8-bit variable table
for storing the 8-bit A/D conversion data */
sreg static unsigned short int g_ushnAdData0;
                                  /* 16-bit variable for
storing the average value of the 10-bit A/D conversion data */
sreg static unsigned char g_ucAdData1;
                                  /* 8-bit variable for
storing the average value of the 8-bit A/D conversion data */
Initialization after RESET
void hdwinit(void){
   unsigned char ucCnt200us; /* 8-bit variable for 200 us wait */
/*-----
   Initialize the watchdog timer + detect low-voltage + set the clock
-----*/
   /* Initialize the watchdog timer */
   WDTM = 0b01110111;
                      /* Stop the watchdog timer operation */
   /* Set the clock <1> */
   PCC = 0b0000000;
                     /* The clock supplied to the CPU (fcpu) =
fxp (= fx/4 = 2 MHz) */
   LSRCM = 0b0000001;
                      /* Stop the oscillation of the low-speed
internal oscillator */
   /* Check the reset source */
   if (!(RESF & 0b0000001)){
                      /* Omit subsequent LVI-related processing
during LVI reset */
```

/* Set low-voltage detection */

```
LVIS = 0b00000000; /* Set the low-voltage detection level
(VLVI) to 4.3 V +-0.2 V */
       LVION = 1;
                 /* Enable the low-voltage detector operation */
       about 200 us */
           NOP();
       }
       while (LVIF) { /* Wait for VDD >= VLVI */
           NOP();
       }
       LVIMD = 1;
                  /* Set so that an internal reset signal is
generated when VDD < VLVI */
   }
   /* Set the clock <2> */
   PPCC = 0b00000000; /* The clock supplied to the peripheral hardware
(fxp) = fx (= 8 MHz)
                    -> The clock supplied to the CPU (fcpu) = fxp
= 8 MHz */
/*_____
   Initialize the port 0
*/
                      /* Set output latches of P00-P03 as low */
   РO
     = 0b0000000;
   PM0 = 0b11110000;
                      /* Set P00-P03 as output mode */
/*_____
   Initialize the port 2
-----*/

      P2
      = 0b00000000;
      /* Set output latches of P20-P23 as low */

      PMC2
      = 0b00000011;
      /* Set P20 and P21 to A/D converter mode

* /
   PM2 = 0b11110011; /* Set P22 and P23 as output mode, P20 and
P21 as input mode */
/*_____
   Initialize the port 3
*/
      = 0b0000000;
                      /* Set output latches of P30-P33 as low */
   P3
   PM3 = 0b11110000;
                      /* Set P30-P33 as output mode */
/*_____
   Initialize the port 4
   -----*/
   P4 = 0b00000000; /* Set output latches of P40-P47 as low */
      = 0b0000000;
                      /* Set P40-P47 as output mode */
   PM4
/*-----
   Initialize the port 12
-----*/
   P12 = 0b0000000;
                      /* Set output latches of P120-P123 as low
* /
   PM12 = 0b11110000;
                      /* Set P120-P123 as output mode */
/*_____
   Initialize the port 13
```

```
*/
                      /* Set output latch of P130 as high */
   P13
      = 0b0000001;
/*_____
   Set the A/D converter
      -----*/
   ADM = 0b00100000;
                     /* A/D conversion time = 72/fxp (= 9.0 us)
* /
   return;
}
Main loop
void main(void){
unsigned char ucTimes; /* 8-bit variable for counting the number of A/D
conversions */
unsigned short int ushnAdSum; /* 16-bit variable for adding A/D conversion
data */
   while (1)
   {
         ANIO pin A/D conversion processing (save the conversion results in 10-
bit resolution)
                   ----* /
                      /* Enable comparator operation */
       ADCE = 1;
       ADS = 0 \times 00;
                      /* Initialize the analog input channel to
ANIO */
       NOP();
       NOP();
                      /* Start A/D conversion operation */
       ADCS = 1;
       for (ucTimes = 0; ucTimes < 4; ucTimes++) /* Perform A/D
conversion processing four times */
       {
           ADIF = 0;
                          /* Clear the INTAD interrupt request
* /
                         /* Wait for an INTAD interrupt */
           while (!ADIF)
               NOP();
           g_ushnAdBuff0[ucTimes] = ADCR; /* Store the 10-bit A/D
conversion data */
       }
/*_____
   ANI1 pin A/D conversion processing (save the conversion results in 8-bit
resolution)
*/
       ADS = 0 \times 01;
                      /* Set the analog input channel to ANI1 */
```

```
for (ucTimes = 0; ucTimes < 4; ucTimes++) /* Perform A/D
conversion processing four times */
         ł
             ADIF = 0; /* Clear the INTAD interrupt request */
             while (!ADIF) /* Wait for an INTAD interrupt */
                  NOP();
             g_ucAdBuff1[ucTimes] = ADCRH; /* Store the 8-bit A/D
conversion data */
         }
         ADCS = 0;
                           /* Stop A/D conversion operation */
         ADCE = 0;
                           /* Stop comparator operation */
/*_____
    Calculate the average value of the 10-bit A/D conversion data (ANIO pin)
 _____*/
         ushnAdSum = 0x0000; /* Clear the variable for adding the A/D
conversion data */
         for (ucTimes = 0; ucTimes < 4; ucTimes++) /* Add the data of the
four A/D conversions */
         {
             A/D conversion data */
         }
         g_ushnAdData0 = ushnAdSum >> 2; /* Save the average value of
the 10-bit A/D conversion data */
/*_____
    Calculate the average value of the 8-bit A/D conversion data (ANI1 pin)
 */
         ushnAdSum = 0x0000; /* Clear the variable for adding the A/D
conversion data */
         for (ucTimes = 0; ucTimes < 4; ucTimes++) /* Add the data of the
four A/D conversions */
             ushnAdSum += g_ucAdBuff1[ucTimes]; /* Add the 8-bit A/D
conversion data */
         g_ucAdData1 = ushnAdSum >> 2; /* Save the average value of
the 8-bit A/D conversion data */
    }
}
```

• op.asm (Common to assembly language and C language versions)

OPBT	CSE	IG AT	0080н	
	DB	10011100B	; Option byte area	
; ; stopped	by soft		Low-speed internal oscillator can be	
;	<i>D</i> ₁ DO10		High-speed internal oscillation clock (8	
•	MHz) is selected for system clock source			
;		+	P34/RESET pin is used as RESET pin	
mode)	DB	11111111B	; Protect byte area (for the self programmin	ıg
;;		 ++++++++	All blocks can be written or erased	
end				

APPENDIX B REVISION HISTORY

The mark "<R>" shows major revised points. The revised points can be easily searched by copying an "<R>" in the PDF file and specifying it in the "Find what." field.

Edition	Date Published	Page	Revision
1st edition	December 2007	-	_
2nd edition	September 2008	p.20	CHAPTER 5 OPERATION CHECK USING SYSTEM SIMULATOR SM+
			Modification of description in Caution
			((as of October 2007) \rightarrow (as of July 2008))
		pp.20 to 22	Modification of 5.1 Building the Sample Program
		p.22	5.2 Operation with SM+
			Addition of (1)
		p.27	CHAPTER 6 RELATED DOCUMENTS
			Addition of Flash Programming Manual (Basic) MINICUBE2 version

For further information, please contact:

NEC Electronics Corporation

1753, Shimonumabe, Nakahara-ku, Kawasaki, Kanagawa 211-8668, Japan Tel: 044-435-5111 http://www.necel.com/

[America]

NEC Electronics America, Inc.

2880 Scott Blvd. Santa Clara, CA 95050-2554, U.S.A. Tel: 408-588-6000 800-366-9782 http://www.am.necel.com/

[Europe]

NEC Electronics (Europe) GmbH Arcadiastrasse 10

40472 Düsseldorf, Germany Tel: 0211-65030 http://www.eu.necel.com/

Hanover Office

Podbielskistrasse 166 B 30177 Hannover Tel: 0 511 33 40 2-0

Munich Office Werner-Eckert-Strasse 9 81829 München Tel: 0 89 92 10 03-0

Stuttgart Office

Industriestrasse 3 70565 Stuttgart Tel: 0 711 99 01 0-0

United Kingdom Branch

Cygnus House, Sunrise Parkway Linford Wood, Milton Keynes MK14 6NP, U.K. Tel: 01908-691-133

Succursale Française 9, rue Paul Dautier, B.P. 52

9, rue Paul Dautier, B.P. 52 78142 Velizy-Villacoublay Cédex France Tel: 01-3067-5800

Sucursal en España Juan Esplandiu, 15 28007 Madrid, Spain Tel: 091-504-2787

Tyskland Filial

Täby Centrum Entrance S (7th floor) 18322 Täby, Sweden Tel: 08 638 72 00

Filiale Italiana Via Fabio Filzi, 25/A

20124 Milano, Italy Tel: 02-667541

Branch The Netherlands

Steijgerweg 6 5616 HS Eindhoven The Netherlands Tel: 040 265 40 10

[Asia & Oceania]

NEC Electronics (China) Co., Ltd 7th Floor, Quantum Plaza, No. 27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: 010-8235-1155 http://www.cn.necel.com/

Shanghai Branch

Room 2509-2510, Bank of China Tower, 200 Yincheng Road Central, Pudong New Area, Shanghai, P.R.China P.C:200120 Tel:021-5888-5400 http://www.cn.necel.com/

Shenzhen Branch

Unit 01, 39/F, Excellence Times Square Building, No. 4068 Yi Tian Road, Futian District, Shenzhen, P.R.China P.C:518048 Tel:0755-8282-9800 http://www.cn.necel.com/

NEC Electronics Hong Kong Ltd.

Unit 1601-1613, 16/F, Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: 2886-9318 http://www.hk.necel.com/

NEC Electronics Taiwan Ltd.

7F, No. 363 Fu Shing North Road Taipei, Taiwan, R. O. C. Tel: 02-8175-9600 http://www.tw.necel.com/

NEC Electronics Singapore Pte. Ltd.

238A Thomson Road, #12-08 Novena Square, Singapore 307684 Tel: 6253-8311 http://www.sg.necel.com/

NEC Electronics Korea Ltd.

11F., Samik Lavied'or Bldg., 720-2, Yeoksam-Dong, Kangnam-Ku, Seoul, 135-080, Korea Tel: 02-558-3737 http://www.kr.necel.com/

G0706