# Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <a href="http://www.renesas.com">http://www.renesas.com</a>

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<a href="http://www.renesas.com">http://www.renesas.com</a>)

Send any inquiries to http://www.renesas.com/inquiry.



### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
  of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
  No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
  of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



# **7546 Group**

## List of Registers

### 1. Abstract

This documents describes the 7546 Group registers.


### 2. Introduction

The registers described in this document are applied to the following:

MCU: 7546 Group

### 3. Register Configuration

The following shows an example of a control register configuration diagram in this application note, and the definitions of the symbols and terms used in the diagram.



Blank : Set to 0 or 1 according to the application.

0 : Set to 0. 1 : Set to 1.

x : This bit is not used in the specific mode or state. Set to either 0 or 1.

: Nothing is assigned.

\*2

\*1

0 : 0 after reset
1 :1 after reset
Undefined : Undefined after reset

\*3

RW : Read and Write.

RO : Read only. When written, the content depends on each bit.

WO : Write only. When read, the content is undefined.

- : When read, the content is undefined. When written, the content depends on each bit.



### 4. List of Registers




Fig. 4.1 Configuration of Port P0 register




Fig. 4.2 Configuration of Port P0 direction register






Fig. 4.3 Configuration of Port P1 register




Fig. 4.4 Configuration of Port P1 direction register






Fig. 4.5 Configuration of Port P2 register




Fig. 4.6 Configuration of Port P2 direction register






Fig. 4.7 Configuration of Port P3 register




Fig. 4.8 Configuration of Port P3 direction register






Fig. 4.9 Configuration of Interrupt source set register




Fig. 4.10 Configuration of Interrupt source discrimination register






Fig.4.11 Configuration of Capture register i (low-order)




Fig.4.12 Configuration of Capture register i (high-order)






Fig.4.13 Configuration of Compare register (low-order)




Fig.4.14 Configuration of Compare register (high-order)



b7 b6 b5 b4 b3 b2 b1 b0					
0 0 0	Capti	ure/compare register R/W po	pinter (CCRP)		
	<u>Addr</u>	ess 12h]			
	b	Name	Function	After Reset	RW
		Compare register R/W	b2 b1 b0		
	0	pointer	0 0 0: Compare latch 00	0	RW
			0 0 1: Compare latch 01		
			0 1 0: Compare latch 10		
	1		0 1 1: Compare latch 11	0	RW
			1 0 0: Compare latch 20		
			1 0 1: Compare latch 21		
	2		1 1 0: Compare latch 30 1 1 1: Compare latch 31	0	RW
			·		
1	3	When read, the content is (	). If necessary, set to 0.	0	RO
	<u> </u>	0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	To 0 1 1 1 1 00		
	4	Capture register 0 R/W	0: Capture latch 00	0	RW
	<u> </u>	pointer	1: Capture latch 01		
	- 5	Capture register 1 R/W	0: Capture latch 10	0	RW
	L	pointer	1: Capture latch 11	_	
	6	When read, the content is (	). It necessary, set to 0.	0	RO
	7			0	RO

Fig. 4.15 Configuration of Capture/compare register R/W pointer




Fig. 4.16 Configuration of Capture software trigger register






Fig. 4.17 Configuration of Compare register re-load register




Fig. 4.18 Configuration of Port P0P3 drive capacity control register






Fig. 4.19 Configuration of Pull-up control register




Fig. 4.20 Configuration of Port P1P3 control register






Fig.4.21 Configuration of Transmit buffer register 1/Receive buffer register 1






Fig. 4.22 Configuration of Serial I/O1 status register




Fig. 4.23 Configuration of Serial I/O1 control register






Fig. 4.24 Configuration of UART1 control register




Fig.4.25 Configuration of Baud rate generator 1



0 0	Time	r A, B mode register (TABM)			
	[Add	ress 1Dh]			
	b	Name	Function	After Reset	RW
	0	Timer A write control bit	Write to latch and timer simultaneously     Write to only latch	0	RW
	1	Timer A count stop bit	0: Count start 1: Count stop	0	RW
1	2	Timer B write control bit	Write to latch and timer simultaneously     Write to only latch	0	RW
	3	Timer B count stop bit	0: Count start 1: Count stop	0	RW
	4	When read, the content is 0	If necessary, set to 0.	0	RO
<b></b>	5			0	RO
	6	Compare 0, 1 modulation mode bit	0: Disabled 1: Enabled	0	RW
	7	Compare 2, 3 modulation mode bit	0: Disabled 1: Enabled	0	RW
	Note	register is set to only the late	control bit is set to 1 "write to only latch", writte the even if the timer is stopped. To set the initia the timer A (B) write control bit to 0 "write to la	al value to tl	he

Fig.4.26 Configuration of Timer A, B mode register




Fig.4.27 Configuration of Capture/Compare port register



Timer source selection	reg	<u>ister</u>			
b7 b6 b5 b4 b3 b2 b1 b0	imer	source selection register (TM	SR)		
	Addr	ess 1Fh]			
	b	Name	Function	After Reset	RW
	0	Compare 0 timer source bit	0: Timer A 1: Timer B	0	RW
ļ ļ ļ ļ	1	Compare 1 timer source bit	0: Timer A 1: Timer B	0	RW
	2	Compare 2 timer source bit	0: Timer A 1: Timer B	0	RW
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	3	Compare 3 timer source bit	0: Timer A 1: Timer B	0	RW
	4	Capture 0 timer source bit	0: Timer A 1: Timer B	0	RW
	5	Capture 1 timer source bit	0: Timer A 1: Timer B	0	RW
	6	When read, the content is 0. I	f necessary, set to 0.	0	RO
7			0		RO
Note	s 1:	CPU operating clock source: 2			
	۵.	Timer A count source: On-chi	•		
	۷.	CPU operating clock source:	e capture input source timer in the following:		
		Timer B count source: Timer			
		Timer A count source: On-chi			
28 Configuration of Tim	or c	ource selection register	p occurate. Output		

Fig.4.28 Configuration of Timer source selection register




Fig.4.29 Configuration of Capture mode register






Fig.4.30 Configuration of Compare output mode register




Fig.4.31 Configuration of Capture/Compare status register



o6 b5 b4 b3 b2 b1 b0	Com	pare interrupt source register (	CISR)		
<del>*************************************</del>	[Addi	ress 23h]	•		
	b	Name	Function	After Reset	RW
1-	0	Compare latch 00 interrupt source bit	0: Disabled 1: Enabled	0	RW
	1	Compare latch 01 interrupt source bit	0: Disabled 1: Enabled	0	RW
	- 2	Compare latch 10 interrupt source bit	0: Disabled 1: Enabled	0	RW
	- 3	Compare latch 11 interrupt source bit	0: Disabled 1: Enabled	0	RW
	- 4	Compare latch 20 interrupt source bit	0: Disabled 1: Enabled	0	RW
	- 5	Compare latch 21 interrupt source bit	0: Disabled 1: Enabled	0	RW
	6	Compare latch 30 interrupt source bit	0: Disabled 1: Enabled	0	RW
	7	Compare latch 31 interrupt source bit	0: Disabled 1: Enabled	0	RW
	Note:	A compare output interrupt ca the timer count match. An interrupt request signal fro	an be generated when the values of the component of the component component is a source bit (y = 00, 01, 10, 11, 20, 21, 30, 31)	pare latch a	nd

Fig.4.32 Configuration of Compare interrupt source register



o7 b6 b5 b4 b3 b2 b1	b0				
	Time	r A high-order register (TAH). T	imer A low-order register (TAL)		
<del> </del>	لبا	resses 25h, 24h]	,		
	b	Name	Function	After Reset	RW
	0	Set the timer A count value.		1	RW
-	1	[Write]		1	RW
	2	Writing to "latch only" or "latch	and timer A" can be selected by	1	RW
	3	the setting value of the timer A	A write control bit.	1	RW
	4	Write to the both registers in t	he order from TAL to TAH.	1	RW
	5	[Read]		1	RW
	6	The timer A count value is rea	d by reading these registers.	1	RW
! 	· 7	Read from the both registers i	n the order from TAL to TAH.	1	RW
	Note:	Write to/read from timer A whi	ile it is stopped in the following:		
		• CPU operating clock source	: XIN oscillation		
		• Timer A count source: On-ch	nip oscillator output		

Fig.4.33 Configuration of Timer A high-order register, Timer A low-order register




Fig.4.34 Configuration of Timer B high-order register, Timer B low-order register




Fig.4.35 Configuration of Prescaler 1



b7 b6 b5 b4 b3 b2 b1 b	20			
07 00 03 04 03 02 01 0	_	r 1 register (T1)		
	[Addr	ess 29h]		
	b	Function	After Reset	RW
	0	Set the timer 1 count value.	1	RW
	1	[Write]	0	RW
	2	Write data to both the timer 1 latch and timer 1 simultaneously.	0	RW
	3	[Read]	0	RW
	4	The count value of timer 1 is read by reading this register.	0	RW
	5		0	RW
	6		0	RW
L	7		0	RW

Fig.4.36 Configuration of Timer 1 register




Fig.4.37 Configuration of Timer count source set register



#### Timer X mode register b7 b6 b5 b4 b3 b2 b1 b0 Timer X mode register (TXM) [Address 2Bh] Function After Reset RW b Name Timer X operating mode bits 0 0: Timer mode 0 RW 0 1: Pulse output mode 1 0: Event counter mode 1 1: Pulse width measurement mode 0 RW CNTRo active edge switch bit The function depends on the operating mode of Timer X. (Refer to Table 4.1.) 0 RW Timer X count stop bit 0: Count start 0 RW 1: Count stop P03/TXout output enable bit 0: Output disabled (I/O port) 0 RW 1: Output enabled (inverted CNTR<sub>0</sub> output) When read, the content is 0. If necessary, set to 0. 0 RO RO 6 0 RO Note: When setting the CNTR<sub>0</sub> active edge switch bit, the interrupt request bit may be set to 1. If no interrupt synchronized with this setting is necessary, perform the following procedure: (1) Set the corresponding interrupt enable bit to 0 (disabled). (2) Set the active edge switch bit. (3) Set the corresponding interrupt request bit to 0 after 1 or more instructions have been executed. (4) Set the corresponding interrupt enable bit to 1 (enabled).

Fig.4.38 Configuration of Timer X mode register

Table 4.2 CNTR0 active edge switch bit function

Timer X	Set	Timer function selection	CNTR <sub>0</sub> interrupt request
operation mode	value		occurrence source
Timer mode	0	_	CNTRo input signal falling edge (no influence to timer count)
	1	_	CNTRo input signal rising edge (no influence to timer count)
Pulse output mode	0	Pulse output start from "H"	Output signal falling edge
	1	Pulse output start from "L"	Output signal rising edge
Event counter mode	0	Count at rising edge	Input signal falling edge
	1	Count at falling edge	Input signal rising edge
Pulse width	0	Measure "H" pulse width	Input signal falling edge
measurement mode	1	Measure "L" pulse width	Input signal rising edge






Fig.4.39 Configuration of Prescaler X




Fig.4.40 Configuration of Timer X register






Fig.4.41 Configuration of Transmit buffer register 2/Receive buffer register 2






Fig.4.42 Configuration of Serial I/O2 status register




Fig.4.43 Configuration of Serial I/O2 control register






Fig.4.44 Configuration of UART2 control register




Fig.4.45 Configuration of Baud rate generator 2






Fig.4.46 Configuration of A/D control register




Fig.4.47 Configuration of A/D conversion low-order register




Fig.4.48 Configuration of A/D conversion high-order register






Fig.4.49 Configuration of On-chip oscillation division ratio selection register




Fig.4.50 Configuration of MISRG






Fig.4.51 Configuration of Watchdog timer control register



7 b6 b5 b4 b3 b2 b1 b0					
	Interr	upt edge selection register (IN	TEDGE)		
		ess 3Ah]	12002)		
	b	Name	Function	After Reset	RW
	0	INTo interrupt edge selection bit	Falling edge active     Rising edge active	0	RW
	- 1	Always set to 1.	Falling edge active     Rising edge active	0	RW
	- 2	Set 1 to this bit certainly.	0	RW	
	- 3	When read, the content is 0. If necessary, set to 0.		0	RO
	- 4				RO
	- 5	P0o key-on wakeup enable bit	0: Key-on wakeup enabled 1: Key-on wakeup disabled	0	RW
	6	P04 key-on wakeup enable bit	0: Key-on wakeup enabled 1: Key-on wakeup disabled	0	RW
	7	P06 key-on wakeup enable bit	0: Key-on wakeup enabled 1: Key-on wakeup disabled	0	RW

Fig.4.52 Configuration of Interrupt edge selection register




Fig.4.53 Configuration of CPU mode register



b6 b5 b4 b3 b2 b1 b0					
	Interr	upt request register 1 (IREQ1)			
	[Addı	ess 3Ch]			
	b	Name	Function	After Reset	RW
	0	Serial I/O1 receive interrupt request bit	0: No interrupt request 1: Interrupt requested	0	RW (Note
	- 1	Serial I/O1 transmit interrupt request bit	0: No interrupt request 1: Interrupt requested	0	RW (Note
	- 2	Serial I/O2 receive interrupt request bit	0: No interrupt request 1: Interrupt requested	0	RW (Note
	- 3	Serial I/O2 transmit interrupt request bit	No interrupt request     Interrupt requested	0	RW (Note
	4	INTo interrupt request bit	No interrupt request     Interrupt requested	0	RW (Note
	5	INT1 interrupt request bit	0: No interrupt request 1: Interrupt requested	0	RW (Note
	6	Key-on wake up/UART1 bus collision detection interrupt request bit	No interrupt request     Interrupt requested	0	RW
		request bit			(Note
	. 7	CNTRo interrupt request bit	0: No interrupt request 1: Interrupt requested	0	RW (Note

Fig.4.54 Configuration of Interrupt request register 1




Fig.4.55 Configuration of Interrupt request register 2



b6 b5 b4 b3 b2 b1 b0					
	nterr	upt control register 1 (ICON1)			
	Addr	ess 3Eh]			
	b	Name	Function	After Reset	RW
	0	Serial I/O1 receive interrupt enable bit	O: Interrupt disabled     Interrupt enabled	0	RW
	1	Serial I/O1 transmit interrupt enable bit	0: Interrupt disabled 1: Interrupt enabled	0	RW
	2	Serial I/O2 receive interrupt enable bit	0: Interrupt disabled 1: Interrupt enabled	0	RW
	3	Serial I/O2 transmit interrupt enable bit	O: Interrupt disabled     1: Interrupt enabled	0	RW
	4	INTo interrupt enable bit	0: Interrupt disabled 1: Interrupt enabled	0	RW
	- 5	INT1 interrupt enable bit	O: Interrupt disabled     1: Interrupt enabled	0	RW
	- 6	Key-on wake up/UART1 bus collision detection interrupt enable bit	0: Interrupt disabled 1: Interrupt enabled	0	RW
	7	CNTRo interrupt enable bit	0: Interrupt disabled 1: Interrupt enabled	0	RW

Fig.4.56 Configuration of Interrupt control register 1




Fig.4.57 Configuration of Interrupt control register 2



The function set ROM data 0, 1 and 2 are used to set peripheral functions by writing data to QzROM and cannot be set by a program. Data written to these areas become valid after releasing reset.

Regardless of the use of peripheral functions, always set a value according to the system.




Fig.4.58 Configuration of Function set ROM data 0




Fig.4.59 Configuration of Function set ROM data 1



Function set ROM data 2

#### b7 b6 b5 b4 b3 b2 b1 b0 00 Function set ROM data 2 (FSROM2) [Address FFDAh] Name Function Watchdog timer source clock 0: On-chip oscillator/16 selection bit (Note 1) 1: On-chip oscillator/16 or f(XIN)/16 (Note 2) Watchdog timer start 0: Watchdog timer starts automatically after reset selection bit (Note 3) 1: Watchdog timer is inactive after reset Watchdog timer H 0: Watchdog timer L underflow count source selection bit 1: Watchdog timer L count source (Note 4) (Clock selected by the watchdog timer source clock selection bit (bit 0)) STP instruction function 0: Enter to stop mode selection bit (Note 5) at STP instruction execution 1: Internal reset at STP instruction execution 0: Stop of on-chip oscillator disabled On-chip oscillator control bit (Notes 6) 1: Stop of on-chip oscillator enabled Oscillation mode selection bit 0: Ceramic oscillation 5 1: RC oscillation (Note 7) Set to 0. 6

Notes 1: This bit is enabled when the function set ROM disable bit (bit 0 of FSROM0) is set to 0.

When the function set ROM disable bit is set to 1 (disabled), the watchdog timer source clock is set to f(XIN)/16.

- 2: When double-speed mode, high-speed mode, or middle-speed mode is selected by the clock division ratio selection bits (bits 7, 6 of CPUM), the watchdog timer source clock is set to f(XIN)/16.
  - When the supply from the on-chip oscillator is selected, it is set to the on-chip oscillator output/16.
- 3: This bit is enabled when the function set ROM disable bit is set to 0. When the function set ROM disable bit is set to 1 (disabled), the watchdog timer is stopped after reset.
  - The watchdog timer starts counting by writing to the watchdog timer control register.
- 4: This bit is enabled when the function set ROM disable bit is set to 0.

  When the function set ROM disable bit is set to 1 (disabled), the watchdog timer H count source is selected by bit 7 of the watchdog timer control register (address 0039h).
- 5: This bit is enabled when the function set ROM disable bit is set to 0. When the function set ROM disable bit is set to 1 (disabled), the STP instruction function is selected by bit 6 of the watchdog timer control register (address 0039h).
- 6: This bit is enabled when the function set ROM disable bit is set to 0. Setting 0 to this bit fixes bit 3 of the CPU mode register to 0 (on-chip oscillator oscillation enabled) and the on-chip oscillator cannot be stopped. The oscillation does not stop even in stop mode, increasing the current consumption in the mode.

When the function set ROM disable bit is set to 1 (disabled), the on-chip oscillator operation is

selected by bit 3 of the CPU mode register (address 003Bh).
7: This bit is enabled when the function set ROM disable bit is set to 0.
When the function set ROM disable bit is set to 1 (disabled), the oscillation method is selected by bit 5 of the CPU mode register (address 003Bh).

Fig.4.60 Configuration of Function set ROM data 2



### 5. Reference Documents

Datasheet 7546 Group Datasheet

The latest version can be downloaded from the Renesas Technology website.

Technical Update/Technical News

The latest information can be downloaded from the Renesas Technology website.



## Website and Support

Renesas Technology Corporation website

http://www.renesas.com/

Inquiries

http://www.renesas.com/inquiry

csc@renesas.com

# **Revision History**

		Description	
Rev.	Date	Page	Summary
1.00	Feb 20, 2007	_	First edition issued



### Keep safety first in your circuit designs!

 Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
 Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

### Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
- 2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.
  - The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
  - Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com).
- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
  - Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- 8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.

© 2007. Renesas Technology Corp., All rights reserved.