Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



7542 Group List of Registers

1. Abstract

This documents describes the 7542 Group registers.


2. Introduction

The registers described in this document are applied to the following:

MCU: 7542 Group

3. Register Configuration

The following shows an example of a control register configuration diagram in this application note, and the definitions of the symbols and terms used in the diagram.



*1 Blank 0 1 ×

: Set to 0 or 1 according to the application.

: Set to 0.

```
: Set to 1.
```

: This bit is not used in the specific mode or state. Set to either 0 or 1.

- : Nothing is assigned.
- *2 0 1 Undefined
- : 0 after reset : 1 after reset
- : Undefined after reset

*3 RW

RO

WO

- : Read and Write.
 - : Read only. When written, the content depends on each bit.
- : Write only. When read, the content is undefined.
 - : When read, the content is undefined. When written, the content depends on each bit.



4. List of Registers






Fig. 4.1 Configuration of Port Pi register (i = 0, 2, 3)






Port P1 register						
b7 b6 b5 b4 b3 b2 b1 b0						
000	Por	: P1 register (P1)				
	[Ado	dress 02h]				
	b	Name		Function	After Reset	RW
	0	Port P10	 In output mode 	Write: Port latch	Undefined	RW
	1	Port P11		Read: Port latch or	Undefined	RW
	2	Port P12	perip	oheral function output (Note)	Undefined	RW
	3	Port P13	 In input mode 	Write: Port latch	Undefined	RW
	4	Port P14		Read: Pin value	Undefined	RW
	5	When read, the content is und	defined. If necess	sary, set to 0.	Undefined	-
	6				Undefined	-
L[7				Undefined	-


Fig. 4.3 Configuration of Port P1 register









b7 b6 b5 b4 b3 b2 b1 b0					
0 0 0 0	nterr	upt source set register (INTSE	ET)		
		ess 0Ah]	,		
	b	Name	Function	After Reset	RW
	0	Key-on wakeup	0: Interrupt disabled	0	RW
	-	interrupt enable bit	1: Interrupt enabled		
	1	UART1 bus collision	0: Interrupt disabled	0	RW
	-	interrupt enable bit	1: Interrupt enabled		
	2	A/D conversion	0: Interrupt disabled	0	RW
	-	interrupt enable bit	1: Interrupt enabled		
	3	Timer 1 interrupt enable bit	0: Interrupt disabled	0	RW
			1: Interrupt enabled		
	4	When read, the content is 0.	If necessary, set to 0.	0	RO
	5]		0	RO
· · · · · · · · · · · · · · · · · · ·	- 6]		0	RO
L	- 7	1		0	RO












/ 66 1	5 b4 b3 b2 b1 b0	1	ure register i (CAPiL) (i = 0, 1)			
		[Addr	esses 0Ch, 0Eh]			
		b	Name	Function	After Reset	RW
		0	 The capture register i (CAPil order) by capture input. 	.) is used to read the timer count value (low-	Undefined	RO
2	1	value of the capture register re	•	Undefined	RO	
	2	1. Set the value of the corresponded input capture channel to the capture		Undefined	RO	
		3	register read pointer. 2. Read from the capture regis (high-order).	ster (low-order) and the capture register	Undefined	RO
		4	 If a capture trigger is input w 	hile the capture registers (low-order/high- esult in values captured at different timings.	Undefined	RO
	l	5		ed by reading multiple times via software.	Undefined	RO
		6]		Undefined	RO
		7			Undefined	RO



















Fig.4.10 Configuration of Compare register (high-order)



b7 b6 b5 b4 b3 b2 b1 b0				
	apture/compare register R/W	pointer (CCRP)		
	ddress 12h]			
Ľ	b Name	Function	After Reset	RW
	0 Compare register R/W	b2 b1 b0	0	RW
		0 0 0: Compare latch 00		
		0 0 1: Compare latch 01		
	1	0 1 0: Compare latch 10	0	RW
		0 1 1: Compare latch 11	-	
		1 0 0: Compare latch 20		
	2	1 0 1: Compare latch 21	0	RW
	-	1 1 0: Compare latch 30	Ŭ	
		1 1 1: Compare latch 31		
	3 When read, the content is	s 0. If necessary, set to 0.	0	RO
	4 Capture register 0 R/W	0: Capture latch 00	0	RW
· · · · · · · · · · · · · · · · · · ·		1: Capture latch 01		
	5 Capture register 1 R/W	0: Capture latch 10	0	RW
· · · · · · · · · · · · · · · · · · ·		1: Capture latch 11		
	6 When read, the content is	s 0. If necessary, set to 0.	0	RO
	7		0	RO

Fig. 4.11 Configuration of Capture/compare register R/W pointer














Fig. 4.13 Configuration of Compare register re-load register







7 b6 b5 b4 b3	b2 b1 b0					
	P	ull-u	ip control register (PULL)			
	[A	ddr	ess 16h]			
		b	Name	Function	After Reset	RW
		0	P00 pull-up control bit	0: Pull-up Off	0	RW
				1: Pull-up On		
		1	P01, P02 pull-up control bit	0: Pull-up Off	0	RW
				1: Pull-up On		
		2	P03-P07 pull-up control bit	0: Pull-up Off	0	RW
				1: Pull-up On		
		3	P30 pull-up control bit	0: Pull-up Off	0	RW
				1: Pull-up On		
		4	P31, P32 pull-up control bit	0: Pull-up Off	0	RW
				1: Pull-up On		
		5	P33 pull-up control bit	0: Pull-up Off	0	RW
				1: Pull-up On		
		6	P34, P35 pull-up control bit	0: Pull-up Off	0	RW
				1: Pull-up On		
		7	P36, P37 pull-up control bit	0: Pull-up Off	0	RW
				1: Pull-up On		

Fig. 4.15 Configuration of Pull-up control register





Fig. 4.16 Configuration of Port P1P3 control register



















Fig. 4.19 Configuration of Serial I/O1 control register







Fig. 4.20 Configuration of UART1 control register








Fig.4.22	Configuration	of Timer A.	B mode	register


b6 b5 b4 b3 b2 b1 b0	apti	ure/Compare port register (C	CPR)		
	٨ddr	ess 1Eh]			
	b	Function		After Reset	RW
	0	Capture 0 input port bits	b1 b0 0 0: Capture from P00 0 1: Capture from P10	0	RW
	1		1 0: Ring/512 1 1: Not available	0	RW
	2	Compare 0 output port bit	0: P01 is I/O port 1: P01 is Compare 0	0	RW
	3	Compare 1 output port bit	0: P02 is I/O port 1: P02 is Compare 1	0	RW
	4	Capture 1 input port bit	0: Capture from P30 1: Ring/512	0	RW
	5	Compare 2 output port bit	0: P31 is I/O port 1: P31 is Compare 2	0	RW
	6	Compare 3 output port bit	0: P32 is I/O port 1: P32 is Compare 3	0	RW
	7	When read, the content is 0	If necessary, set to 0.	0	RO

Fig.4.23 Configuration of Capture/Compare port register




Timer source selection re	egister			
b7 b6 b5 b4 b3 b2 b1 b0				
	· · · · · · · · · · · · · · · · · · ·			
	er source selection register (TM	15K)		
[<u>Ad</u>	dress 1Fh]		r	
	Name	Function	After Reset	RW
	Compare 0 timer source bit	0: Timer A	0	RW
		1: Timer B		
	1 Compare 1 timer source bit	0: Timer A	0	RW
		1: Timer B		
	2 Compare 2 timer source bit	0: Timer A	0	RW
		1: Timer B		
	3 Compare 3 timer source bit	0: Timer A	0	RW
		1: Timer B		
	4 Capture 0 timer source bit	0: Timer A	0	RW
		1: Timer B		
	5 Capture 1 timer source bit	0: Timer A	0	RW
		1: Timer B		
	When read, the content is 0.	If necessary, set to 0.	0	RO
·	7		0	RO
Notes	1: Timer A cannot be used as the	ne capture input source timer in the following:		
	CPU operating clock source:	XIN oscillation		
	Timer A count source: On-ch	ip oscillator output		
	2: Timer B cannot be used as the	ne capture input source timer in the following:		
	CPU operating clock source:	XIN oscillation		
	Timer B count source: Timer			
	Timer A count source: On-ch			

Fig.4.24 Configuration of Timer source selection register





o6 b5 b4 b3 b2 b1 b0					
	Com	pare output mode register (CM	OM)		
	Addı	ess 21h]			
	b	Name	Function	After Reset	RW
L	0	Compare 0 output level latch	0: Positive 1: Negative	0	RW
L	1	Compare 1 output level latch	0: Positive 1: Negative	0	RW
	2	Compare 2 output level latch	0: Positive 1: Negative	0	RW
	3	Compare 3 output level latch	0: Positive 1: Negative	0	RW
	4	Compare 0 trigger enable bit	0: Disabled 1: Enabled	0	RW
 	5	Compare 1 trigger enable bit	0: Disabled 1: Enabled	0	RW
 	6	Compare 2 trigger enable bit	0: Disabled 1: Enabled	0	RW
	7	Compare 3 trigger enable bit	0: Disabled 1: Enabled	0	RW
Ν	lote:	1 00	nable bit is cleared to 0 (disabled), a match disabled, and the output waveform can be fi	00	or "H"
		However, a compare match s	ignal is generated even in this condition,		



b7 b6 b5 b4 b3 b2 b1 b0					
0 0	Capti	ure/Compare status register (C	CSR)		
	•	ess 22h]			
	b	Function		After Reset	RW
L	0	Compare 0 output status bit	0: "L" level output 1: "H" level output	0	RW
· · · · · · · · · · · · · · · · · · ·	1	Compare 1 output status bit	0: "L" level output 1: "H" level output	0	RW
· · · · · · · · · · · · · · · · · · ·	2	Compare 2 output status bit	0: "L" level output 1: "H" level output	0	RW
	3	Compare 3 output status bit	0: "L" level output 1: "H" level output	0	RW
	- 4	Capture 0 status bit	0: Latch 00 captured 1: Latch 01 captured	0	RW
	5	Capture 1 status bit	0: Latch 10 captured 1: Latch 11 captured	0	RW
i	6	When read, the content is 0.	f necessary, set to 0.	0	RO
i	7]		0	RO


ture/Compare status registe ıg Cap








7 b6 b5 b4 b3 b2 b1 b0					
	omp	pare interrupt source register ((CISR)		
[/	١ddr	ess 23h]			
	b	Name	Function	After Reset	RW
	0	Compare latch 00 interrupt	0: Disabled	0	RW
		source bit	1: Enabled		
	1	Compare latch 01 interrupt	0: Disabled	0	RW
		source bit	1: Enabled		
	2	Compare latch 10 interrupt	0: Disabled	0	RW
		source bit	1: Enabled		
	3	Compare latch 11 interrupt	0: Disabled	0	RW
		source bit	1: Enabled		
	4	Compare latch 20 interrupt	0: Disabled	0	RW
		source bit	1: Enabled		
	5	Compare latch 21 interrupt	0: Disabled	0	RW
		source bit	1: Enabled		
	6	Compare latch 30 interrupt	0: Disabled	0	RW
L		source bit	1: Enabled		
	7	Compare latch 31 interrupt	0: Disabled	0	RW
		source bit	1: Enabled		
Ν	ote:	A compare output interrupt ca	an be generated when the values of the comp	pare latch a	nd
		the timer count match.	-		
		An interrupt request signal fro	om each compare latch can be disabled or er	abled by se	ettina












escaler 1					
b7 b6 b5 b4 b3 b2 b1 b0					
, , , , , , , , , , , , , , , , , , , 		caler 1 (PRE1)			
1 1 1 1 1 1 1 1 1 1	۱ddr	ess 28h]			
	b	Name	Function	After Reset	RW
	0	Set the prescaler 1 count valu	e.	1	RW
	1	[Write]		1	RW
	2	Write data to both the timer 1	latch and timer 1 simultaneously.	1	RW
 	3	[Read]		1	RW
			l is read by reading this register.	1	RW
	5	· ·	, , ,	1	RW
	6			1	RW
	7			1	RW
					L


Fig.4.31 Configuration of Prescaler 1



b7 b6 b5 b4 b3 b2 b	o1 b0			
	Tim	er 1 register (T1)		
	[Ad	dress 29h]		
	ΙIΓ	Function	After Reset	RW
	L () Set the timer 1 count value.	1	RW
	·	[Write]	0	RW
		2 Write data to both the timer 1 latch and timer 1 simultaneously.	0	RW
L		B [Read]	0	RW
		The count value of timer 1 is read by reading this register.	0	RW
		5	0	RW
		3	0	RW
L	· · · · · · · · · · · · · · · · · · ·	7	0	RW

Fig.4.32 Configuration of Timer 1 register







Timer X mode register				
b7 b6 b5 b4 b3 b2 b1 b0				
000 Ti	mer X mode register (TXM)			
	ddress 2B16]			
	b Name	Function	After reset	RW
· · · · · · · · · · · · · · · · · · ·		^{b1 b0} 0 0: Timer mode 0 1: Pulse output mode	0	RW
	1	1 0: Event counter mode 1 1: Pulse width measurement mode	0	RW
	2 CNTR ₀ active edge switch bit	The function depends on the operating mode of Timer X. (Refer to Table 4.1.)	0	RW
	3 Timer X count stop bit	0: Count start 1: Count stop	0	RW
	4 P03/TXou⊤ output enable bit	0: Output disabled (I/O port) 1: Output enabled (inverted CNTR₀ output)	0	RW
·	5 When read, the content is 0. I	f necessary, set to 0.	0	RO
	6		0	RO
<u></u>	7		0	RO
No	If no interrupt synchronized w perform the following procedu (1) Set the corresponding inte (2) Set the active edge switch (3) Set the corresponding inte	rre: rrupt enable bit to 0 (disabled).		

Fig.4.34 Configuration of Timer X mode register

Table 4.2	CNTR0 active edge switch bit function	
-----------	---------------------------------------	--

Timer X operation mode	Set value	Timer function selection	CNTRo interrupt request occurrence source
I	value		
Timer mode	0	—	CNTRo input signal falling edge (no influence on timer count)
	1	_	CNTR₀ input signal rising edge (no influence on timer count)
Pulse output mode	0	Pulse output start from "H"	Output signal falling edge
	1	Pulse output start from "L"	Output signal rising edge
Event counter mode	0	Count at rising edge	Input signal falling edge
	1	Count at falling edge	Input signal rising edge
Pulse width	0	Measure "H" pulse width	Input signal falling edge
measurement mode	1	Measure "L" pulse width	Input signal rising edge



Prescaler X

	Pi	esc	aler X (PREX)			
	[A	ddr	ess 2Ch]			
		b	Name	Function	After reset	RW
		0	Set the prescaler X count valu	le.	1	RW
	L	1	[Write]		1	RW
	<u>.</u>	2	The setting value of this regist	er is written to both	1	RW
		3	prescaler X and the prescaler	X latch.	1	RW
		4	[Read]		1	RW
L		5	The count value of prescaler	K is read by reading this register.	1	RW
		6		, , ,	1	RW
		7			1	RW

Fig.4.35 Configuration of Prescaler X






Fig.4.36 Configuration of Timer X register









1	0 	ial I/O2 status register (SIO2STS	3)		
<mark>┛┊┚╎╹┊┚┊┚╎╹╷╹</mark>		dress 2Fh]	5)		
	<u>с</u> п	Name	Function	After Reset	RW
	(Transmit buffer empty flag (TBE) (Note 1)	0: Buffer register full 1: Buffer register empty	0	RO
L		Receive buffer full flag (RBF) (Notes 1, 2)	0: Buffer register empty 1: Buffer register full	0	RO
		2 Transmit shift completion flag (TSC)(Note1)	0: Transmit shift in progress 1: Transmit shift completed	0	RO
		3 Overrun error flag (OE) (Note 3)	0: No error 1: Overrun error	0	RO
	••••	Parity error flag (PE) (Note 3)	0: No error 1: Parity error	0	RO
	•••••	 Framing error flag (FE) (Note 3) 	0: No error 1: Framing error	0	RO
		S Summing error flag (SE) (Note 3)	0: (OE)U(PE)U(FE) = 0 1: (OE)U(PE)U(FE) = 1	0	RO
	·	When read, the content is 1.	f necessary, set to 1.	1	RO

Fig.4.38 Configuration of Serial I/O2 status register




Fig.4.39 Configuration of Serial I/O2 control register



7 b6 b5 b4 b3 b2 b1 b0					
1 1 1 0 U	AR1	12 control register (UART2CON	1)		
[A	١ddr	ess 31h]			
	b	Name	Function	After Reset	RW
·	0	Character length selection bit (CHAS)	0: 8 bits 1: 7 bits	0	RW
L	1	Parity enable bit (PARE)	0: Parity check disabled 1: Parity check enabled	0	RW
	2	Parity selection bit (PARS)	0: Even parity 1: Odd parity	0	RW
	3	Stop bit length selection bit (STPS)	0: 1 stop bit 1: 2 stop bits	0	RW
	4	When read, the content is 0. I Do not set to 1.	f necessary, set to 0.	0	RW
	5	When read, the content is 1. I	f necessary, set to 1.	1	RO
i	6			1	RO
, L	7	1		1	RO

Fig.4.40 Configuration of UART2 control register




Fig.4.41 Configuration of Baud rate generator 2






Fig.4.42 Configuration of A/D control register




Fig.4.43 Configuration of A/D conversion low-order register




Fig.4.44 Configuration of A/D conversion high-order register








Fig.4.45 Configuration of On-chip oscillation division ratio selection register












Fig.4.47 Configuration of Watchdog timer control register



7 b6 b5 b4 b3 b2 b1 b0					
			TEROF		
		upt edge selection register (IN	TEDGE)		
	[Addr	ess 3Ah]			
	b	Name	Function	After Reset	RW
	0	INTo interrupt edge selection	0: Falling edge active	0	RW
		bit	1: Rising edge active		1
	1	INT1 interrupt edge selection	0: Falling edge active	0	RW
		bit	1: Rising edge active		1
	2	INT1 input port selection bit	0: P36	0	RW
		(Note)	1: P33		1
L	3	When read, the content is 0. I	f necessary, set to 0.	0	RO
	- 4		-	0	RO
	5	P00 key-on wakeup enable	0: Key-on wakeup enabled	0	RW
		bit	1: Key-on wakeup disabled		1
	6	P04 key-on wakeup enable	0: Key-on wakeup enabled	0	RW
L		bit	1: Key-on wakeup disabled		1
	7	P06 key-on wakeup enable	0: Key-on wakeup enabled	0	RW
		bit	1: Key-on wakeup disabled	-	r

Fig.4.48 Configuration of Interrupt edge selection register





Fig.4.49 Configuration of CPU mode register



7 b6 b5 b4 b3	b2 b1 b0					
	Ir	nterr	upt request register 1 (IREQ1)			
		١	ess 3Ch]			
		b	Name	Function	After Reset	RW
		0	Serial I/O1 receive interrupt	0: No interrupt request	0	RW
		-	request bit	1: Interrupt requested	-	(Note)
		1	Serial I/O1 transmit interrupt	0: No interrupt request	0	RW
			request bit	1: Interrupt requested		(Note)
		2	Serial I/O2 receive interrupt	0: No interrupt request	0	RW
			request bit	1: Interrupt requested		(Note)
		3	Serial I/O2 transmit interrupt	0: No interrupt request	0	RW
			request bit	1: Interrupt requested		(Note)
		4	INTo interrupt request bit	0: No interrupt request	0	RW
				1: Interrupt requested		(Note)
		5	INT1 interrupt request bit	0: No interrupt request	0	RW
				1: Interrupt requested		(Note)
		6	Key-on wake up/UART1 bus	0: No interrupt request	0	RW
			collision detection interrupt	1: Interrupt requested		(Note)
			request bit			
		7	CNTR ₀ interrupt request bit	0: No interrupt request	0	RW
				1: Interrupt requested		(Note)

Fig.4.50 Configuration of Interrupt request register 1

b7 b6 b5 b4 b3 b2 b1 b0					
0	nterr	upt request register 2 (IREQ2)			
	Addr	ess 3Dh]			
	b	Name	Function	After Reset	RW
	0	Capture 0 interrupt request	0: No interrupt request	0	RW
		Or a trans d in the annual and an and	1: Interrupt requested		(Note)
L	- 1	Capture 1 interrupt request	0: No interrupt request 1: Interrupt requested	0	RW (Note)
	2	Compare interrupt request bit	0: No interrupt request	0	RW
			1: Interrupt requested		(Note)
	3	Timer X interrupt request bit	0: No interrupt request	0	RW
			1: Interrupt requested		(Note)
	4	Timer A interrupt request bit	0: No interrupt request	0	RW
			1: Interrupt requested		(Note)
	5	Timer B interrupt request bit	0: No interrupt request	0	RW
			1: Interrupt requested		(Note)
; ; ; ; ; .	6		0: No interrupt request	0	RW
		interrupt request bit	1: Interrupt requested		(Note)
L	- 7	When read, the content is 0. I	f necessary, set to 0.	0	RO







o7 b6 b5 b4 b3 b2 b1 b0					
	otorr	upt control register 1 (ICON1)			
╺┺╤┺╤┺╤┺╤┻╤┛╴		,			
		ess 3Eh]			
	b	Name	Function	After Reset	RW
	0	Serial I/O1 receive interrupt	0: Interrupt disabled	0	RW
		enable bit	1: Interrupt enabled		
	1	Serial I/O1 transmit interrupt	0: Interrupt disabled	0	RW
		enable bit	1: Interrupt enabled		
	2	Serial I/O2 receive interrupt	0: Interrupt disabled	0	RW
		enable bit	1: Interrupt enabled		
	3	Serial I/O2 transmit interrupt	0: Interrupt disabled	0	RW
		enable bit	1: Interrupt enabled		
	4	INTo interrupt enable bit	0: Interrupt disabled	0	RW
			1: Interrupt enabled		
	5	INT1 interrupt enable bit	0: Interrupt disabled	0	RW
			1: Interrupt enabled		
	6	Key-on wake up/UART1 bus	0: Interrupt disabled	0	RW
		collision detection interrupt	1: Interrupt enabled		
L		enable bit			
	7	CNTRo interrupt enable bit	0: Interrupt disabled	0	RW
L	1	erris interrupt enable bit	1: Interrupt enabled	Ŭ	

Fig.4.52 Configuration of Interrupt control register 1

7 b6 b5 b4 b3 b2 b1 b0					
) In	terr	upt control register 2 (ICON2)			
	ddr	ess 3Fh]			
	b	Name	Function	After Reset	RW
	0	Capture 0 interrupt enable bit	0: Interrupt disabled 1: Interrupt enabled	0	RW
	1	Capture 1 interrupt enable bit	0: Interrupt disabled 1: Interrupt enabled	0	RW
	2	Compare interrupt enable bit	0: Interrupt disabled 1: Interrupt enabled	0	RW
	3	Timer X interrupt enable bit	0: Interrupt disabled 1: Interrupt enabled	0	RW
	4	Timer A interrupt enable bit	0: Interrupt disabled 1: Interrupt enabled	0	RW
	5	Timer B interrupt enable bit	0: Interrupt disabled 1: Interrupt enabled	0	RW
	6	A/D conversion/Timer 1 interrupt enable bit	0: Interrupt disabled 1: Interrupt enabled	0	RW
	7	If necessary, set to 0. Do not s	set to 1.	0	RW

Fig.4.53 Configuration of Interrupt request register 2






0 Fi	ash	memory control register 0 (FM	ICR0)		
[A	ddre	ess 0FE0h]			
	b	Name	Function	After Reset	RW
L	0	RY/BY status flag	0: Busy (being written or erased) 1: Ready	1	RW
	1	CPU rewrite mode select bit	0: CPU rewrite mode disabled 1: CPU rewrite mode enabled	0	RW
· · · · · · · · · · · · · · · · · · ·	2	8KB user block E/W mode	0: E/W disabled 1: E/W enabled	0	RW
· · · · · · · · · · · · · · · · · · ·	3	Flash memory reset bit (Note	0: Normal operation 1: Reset	0	RW
		When read, the content is 0. I Do not set to 1.	f necessary, set to 0.	0	RW
	5	User ROM area select bit	0: Boot ROM area is accessed 1: User ROM area is accessed	0	RW
	6	Program status flag	0: Pass 1: Error	0	RW
	7	Erase status flag	0: Pass 1: Error	0	RW
Notes	s 1:	To set 1 to this bit, write 1 imm	nediately after writing 0.		
		To set 0 to this bit, write 0 only This bit can be written to only	y . when the CPU rewrite mode select bit is se	t to 1.	

Fig.4.54 Configuration of Flash memory control register 0

7 b6 b5 b4 b3 b2 b1					
0000		memory control register 1 (F	MCR1)		
	[Add	ess 0FE1h]			
	b	Name	Function	After Reset	RW
	0	Erase Suspend enable bit	0: Suspend disabled	0	RW
		(Notes 1)	1: Suspend enabled		
	1	Erase Suspend request bit	0: Erase restart (no request)	0	RW
		(Notes 2)	1: Suspend request (requested)		
	2	When read, the content is un	defined. If necessary, set to 0.	0	RO
	3		•	0	RO
L		1		0	RO
		1		0	RO
	6	Erase Suspend flag	0: Erase active	1	RO
			1: Erase inactive (erase suspend mode)		
		When read, the content is 0.	· · · · · · · · · · · · · · · · · · ·	_	D).4/
	1	Do not set to 1.		0	RW
Ν	lotes 1:	To set 1 to this bit, write 1 im	mediately after writing 0.		
		To set 0 to this bit, write 0 on	ly.		
	2	This bit is enabled only when	the suspend enable bit is set to 1.		





b7 b6 b5 b4 b3 b2 b1 b0					
000 0001	lash	memory control register 2 (FM	ICR2)		
		ess 0FE2h]	- ,		
	b	Name	Function	After Reset	RW
	0	When read, the content is 1. I	f necessary, set to 1.	1	RO
		When read, the content is undefined. If necessary, set to 0.		0	RO
	2]		0	RO
	3			0	RO
	4	All user block E/W enable bit	0: E/W disabled	0	RW
		(Notes 1, 2)	1: E/W enabled		
5 When read, the content is undefined. If necessary, set to 0.		When read, the content is und	lefined. If necessary, set to 0.	0	RO
		0	RO		
L	7			0	RO
Note	s 1:	To set 1 to this bit, write 1 imr	nediately after writing 0.		
		To set 0 to this bit, write 0 only	у.		
	2:	This bit can be written to only	when the CPU rewrite mode select bit is	set to 1.	



5. Reference Documents

Datasheet 7542 Group Datasheet The latest version can be downloaded from the Renesas Technology website.

Technical Update/Technical News

The latest information can be downloaded from the Renesas Technology website.



Website and Support

Renesas Technology Corporation website http://www.renesas.com/

Inquiries

http://www.renesas.com/inquiry

csc@renesas.com

Revision History

		Description	
Rev.	Date	Page	Summary
1.00	Nov 18, 2004	_	First edition issued
2.00	Jul 01, 2005	23	Fig. 4.40 UART2 control register: Bit 4 revised
3.00	Feb 20, 2007	2	Fig. 4.1 Port Pi register: Note revised
		3	Fig. 4.3 Port P1 register: Revised
		4	Fig. 4.6 Interrupt source discrimination register: Revised
		7	Fig. 4.12 Capture software trigger register: Note revised
		10	Fig.4.17 Receive buffer register: Note revised
		13	Fig. 4.23 Capture/Compare port register: Bit 7 revised
		14	Fig. 4.24 Timer source selection register: Notes revised
		17	Fig. 4.29 Timer A high-order register, Timer A low-order register:
			Revised
			Fig. 4.31 Prescaler 1: Revised
		18	Fig. 4.32 Timer 1 register: Revised
		20	Fig.4.35 Prescaler X: Revised
			Fig. 4.36 Timer X register: Revised
		22	Fig. 4.38 Serial I/O2 status register: Bit 7 revised
		26	Fig. 4.47 Watchdog timer register : Bit 6 revised
		29	Fig. 4.53 Interrupt request register 2 : Bit 7 revised
		30	Fig. 4.55 Flash memory control register 1: Bits 2 to 5 revised
		31	Fig. 4.56 Flash memory control register 2:
			Bits 1 to 3, 5 to 7 revised

Notes regarding these materials

- This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.
 Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out
- Refless shall have no liability for damages of infinitgement of any intellectual property of other rights ansing out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
 Yes a subscription of the negative starts are the technological and the negative starts are the negative s
- 3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
- 4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (http://www.renesas.com)
- 5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
- 6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.
- 7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
- Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below: (1) artificial life support devices or systems
 - (2) surgical implantations

Identified Contract Contr

- (3) healthcare intervention (e.g., excision, administration of medication, etc.)
- (4) any other purposes that pose a direct threat to human life

Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.

- 9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
- 10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment.
- 12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.
- 13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.

© 2007. Renesas Technology Corp., All rights reserved.