Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
 of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
 No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
 of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



455A Group

Input/Output Ports

1. Abstract

This document presents the method for using the input/output pins of the 455A-group microcomputers and shows an application example.

2. Introduction

The application example explained in this document applies for use with the microcomputers and under the conditions described below.

• Microcomputer : 455A group



3. Input/Output Ports

3.1 Port P0

Port P0 permits 4 bits of data to be input or output to and from the port. Ports P00–P03 are shared with LCD segment output pins SEG16–SEG19. The pin function of these ports can be chosen to be input/output ports or LCD segment output pins by setting up the register C1.

The key-on wakeup function and the pullup transistor function of port P0 can be turned on or off by setting up the registers K00–K01 and register PU00–PU01, respectively.

Furthermore, the output mode of this port can be chosen to be N-channel open-drain output or CMOS output by setting up the registers FR00–FR01.

3.1.1 Port P0 Input/Output Method

Input method

For the ports P00–P03 used, set the corresponding register FR0i (i = 0-1) to 0 and then set the output latch of port P0i (i = 0-3) to 1 using the OP0A instruction. If the output latch is set to 0, a low-level signal will be input.

When the IAPO instruction is executed, the pin state of port PO is transferred to the register A.

· Output method

The content of register A is output to port P0 by the OP0A instruction.

The output type of this port can be chosen to be N-channel open-drain output or CMOS output in 2-bit units by setting up the registers FR00–FR01.

3.2 Port P1

Port P1 permits 4 bits of data to be input or output to and from the port. Ports P100–P13 are shared with LCD segment output pins SEG20–SEG23. The pin function of these ports can be chosen to be input/output ports or LCD segment output pins by setting up the register C2.

The key-on wakeup function and the pullup transistor function of port P1 can be turned on or off by setting up the registers K02–K03 and register PU02–PU03, respectively.

Furthermore, the output mode of this port can be chosen to be N-channel open-drain output or CMOS output by setting up the registers FR02–FR03.

3.2.1 Port P1 Input/Output Method

· Input method

For the ports P10–P13 used, set the corresponding register FR0i (i = 2-3) to 0 and then set the output latch of port P1i (i = 0-3) to 1 using the OP1A instruction. If the output latch is set to 0, a low-level signal will be input.

When the IAP1 instruction is executed, the pin state of port P1 is transferred to the register A.

· Output method

The content of register A is output to port P1 by the OP1A instruction.

The output type of this port can be chosen to be N-channel open-drain output or CMOS output in 2-bit units by setting up the registers FR02–FR03.



3.3 Port P2

Port P2 permits 4 bits of data to be input or output to and from the port. Ports P20–P23 are shared with LCD segment output pins SEG24–SEG27. The pin function of these ports can be chosen to be input/output ports or LCD segment output pins by setting up the register L3.

The key-on wakeup function and the pullup transistor function of port P2 can be turned on or off by setting up the register K1 and register PU1, respectively.

Furthermore, the output mode of this port can be chosen to be N-channel open-drain output or CMOS output by setting up the register FR3.

3.3.1 Port P2 Input/Output Method

· Input method

For the ports P20–P23 used, set the corresponding register FR3i (i = 0-3) to 0 and then set the output latch of port P2i (i = 0-3) to 1 using the OP2A instruction. If the output latch is set to 0, a low-level signal will be input.

When the IAP2 instruction is executed, the pin state of port P2 is transferred to the register A.

· Output method

The content of register A is output to port P2 by the OP2A instruction.

The output type of this port can be chosen to be N-channel open-drain output or CMOS output in 1-bit units by setting up the registers FR30–FR33.

3.4 Port P3

Port P3 permits 4 bits of data to be input or output to and from the port. Ports P30–P33 are shared with LCD segment output pins SEG28–SEG31. The pin function of these ports can be chosen to be input/output ports or LCD segment output pins by setting up the register C3.

The key-on wakeup function and the pullup transistor function of port P3 can be turned on or off by setting up the register K2i (i = 2-3) and the register PU2, respectively.

Furthermore, the output mode of this port can be chosen to be N-channel open-drain output or CMOS output by setting up the registers FR22–FR23.

3.4.1 Port P3 Input/Output Method

· Input method

For the ports P30–P33 used, set the corresponding register FR2i (i = 2-3) to 0 and then set the output latch of port P3i (i = 0-3) to 1 using the OP3A instruction. If the output latch is set to 0, a low-level signal will be input.

When the IAP3 instruction is executed, the pin state of port P3 is transferred to the register A.

· Output method

The content of register A is output to port P3 by the OP3A instruction.

The output type of this port can be chosen to be N-channel open-drain output or CMOS output in 2-bit units by setting up the registers FR22–FR23.



3.5 Port D

Port D consists of eight bitwise input/output ports. Ports D5, D6 and D7 are shared with the INT, XCIN and XCOUT pins, respectively.

Furthermore, the output mode of ports D0–D5 can be chosen to be N-channel open-drain output or CMOS output by setting up the registers FR1 and FR20–FR21.

When the CLD instruction is executed, all pins of port D go to a high-impedance state or a high-level state depending on how the registers FR1i (i=0-3) and FR2i (i=0-1) are set.

3.5.1 Port D0-D5 Input/Output Method

Ports D0–D5 control input/output of data bitwise, or one bit at a time. Therefore, if data is to be input/output on ports D0–D5, one line of port D must first be selected with the data pointer register Y.

· Input method

For the ports D0–D5 used, set the corresponding register FR1i (i = 0-3) and FR2i (i = 0-1) to 0 and then set the output latch of port Di (i = 0-5) to 1 using the SD instruction. If the output latch is set to 0, a low-level signal will be input.

When the SZD instruction is executed, if the content of the port specified by the register Y is 0, the next instruction is skipped; if 1, the next instruction is executed.

· Output method

Set the output level of ports D0–D5 in each corresponding output latch using the SD and RD instructions.

The output modes of ports D0–D3 and ports D4–D5 can be chosen to be N-channel open-drain output or CMOS output in 1-bit units by setting up the register FR1 and registers FR20–FR21, respectively.

When the SD instruction is executed, the port pin goes to a high-impedance or a high-level state depending on how the registers FR1i (i = 0-3) and FR2i (i = 0-1) are set.

When the RD instruction is executed, the port pin goes to a low-level state.

3.5.2 Port D6-D7 Input/Output Method

Ports D6–D7 control input/output of data bitwise, or one bit at a time. Therefore, if data is to be input/output on ports D6–D7, one line of port D must first be selected with the data pointer register Y.

Ports D6–D7 are shared with the XCIN and XCOUT pins, respectively. To use these shared facilities as ports D6–D7, set the register RG2 to 1.

· Input method

Set the output latch corresponding to the port pin to be used D6–D7 to 1 by using the SD instruction. If the output latch for the port is set to 0, a low signal will be input.

If when the SZD instruction is executed the content of the port specified by register Y is 0, the next instruction is skipped; if 1, the next instruction is executed.

· Output method

Set the output level of ports D6–D7 in each corresponding output latch using the SD and RD instructions.

When the SD instruction is executed, the port pin goes to a high-impedance state.

When the RD instruction is executed, the port pin goes to a low-level state.

Note: If the SD and RD instructions are used, do not set any value equal to or greater than "10002" in the register Y.



3.6 Port C

Port C permits 1 bit of data to be output from the port. Port C is shared with the CNTR pin. However, if the CNTR pin is used for input, no data can be output from this port.

3.6.1 Port C Output Method

• Output method

The output mode of this port is CMOS. When the SCP instruction is executed, the port pin goes to a high-level state.

When the RCP instruction is executed, the port pin goes to a low-level state.

Note: Actually output from the pin is a logical OR of CNTR output and port C output.



4. Related Registers

4.1 Timer Control Register W1

Table 4.1 shows the bit configuration of Timer Control Register W1.

For write to the register W1, first set a value in the register A and then use the TW1A instruction.

Furthermore, the TAW1 instruction may be used to transfer the content of register W1 to the register A.

Table 4.1 Bit Configuration of Timer Control Register W1

Timer Control Register W1		When reset: 0000		t: 00002	When powered down: State retained	R/W TAW1/TW1A			
W13	Timer 1 count auto stop circuit select bit	0	Desel	Deselects timer 1 count auto stop circuit					
VV 13	Note 2	1	Select	Selects timer 1 count auto stop circuit					
W12	Timer 1 control bit	0	Stop (Stop (state retained)					
VV 12		1	Start	Start					
		W11	W10	Count source					
W11		0	0	PWM sig	nal (PWMOUT)				
	Timer 1 count source select bit Note 3	0	1	1 Prescaler output (ORCLK)					
W10		1	0	0 Timer 3 underflow signal (T3UDF)					
VV 10		1	1	CNTR inp	out				

Note 1: The letter R denotes "readable," and the letter W denotes "writable."

Note 2: This function is usable only when the timer 1 count start synchronizing circuit is selected (I10 = 1).

Note 3: If CNTR input is selected for the timer 1 count source, port C output is disabled.

Note 4: : Unused bits during port setting.

4.2 Timer Control Register W2

Table 4.2 shows the bit configuration of Timer Control Register W2.

For write to the register W2, first set a value in the register A and then use the TW2A instruction.

Furthermore, the TAW2 instruction may be used to transfer the content of register W2 to the register A.

Table 4.2 Bit Configuration of Timer Control Register W2

	Timer Control Register W2	W	/hen reset: 00002	When powered down: 00002	R/W TAW2/TW2A			
W23	W23 CNTR pin output control bit	0	Disables CNTR pin	output				
VV23	ONTE PIN Output Control bit	1	Enables CNTR pin	Enables CNTR pin output				
W22	PWM signal high period extend function	0	Disables PWM sign	Disables PWM signal high period extend function				
V V Z Z	control bit	1	Enables PWM signal high period extend function					
W21	Timer 2 control bit	0	Stop (state retained	1)				
VVZ1	Times 2 control bit	1	Start					
W20	Timer 2 count source select bit	0	XIN input					
VVZ0		1	Prescaler output (C	RCLK) divided by 2				

Note 1: The letter R denotes "readable," and the letter W denotes "writable."

Note 2: : Unused bits during port setting.



4.3 Pullup Control Register PU0

Table 4.3 shows the bit configuration of Pullup Control Register PU0.

For write to the register PU0, first set a value in the register A and then use the TPU0A instruction.

Furthermore, the TAPU0 instruction may be used to transfer the content of register PU0 to the register A.

Table 4.3 Bit Configuration of Pullup Control Register PU0

	Pull-up control register PU0		hen reset: 00002	When powered down: State retained	R/W TAPU0/TPU0A	
PU03	Port P12 and P13 pull-up transistor control	0	Pull-up transistor	OFF		
1 003	bit	Pull-up transistor ON Pull-up transistor OFF	ON			
PU02	Port P1o and P11 pull-up transistor control bit	0	Pull-up transistor OFF			
1 002		1	Pull-up transistor	ON		
PU01	Port P02 and P03 pull-up transistor control	0	Pull-up transistor	OFF		
1 001	bit	1	Pull-up transistor	ON		
PU00	Port P0o and P01 pull-up transistor control	0	Pull-up transistor	OFF		
1 000	bit	1	Pull-up transistor	ON		

Note 1: The letter R denotes "readable," and the letter W denotes "writable."

4.4 Pullup Control Register PU1

Table 4.4 shows the bit configuration of Pullup Control Register PU1.

For write to the register PU1, first set a value in the register A and then use the TPU1A instruction.

Furthermore, the TAPU1 instruction may be used to transfer the content of register PU1 to the register A.

Table 4.4 Bit Configuration of Pullup Control Register PU1

Pull-up control register PU1		When reset: 00002		When powered down: State retained	R/W TAPU1/TPU1A	
DI 112	Port P23 pull-up transistor control bit	0	Pull-up transistor	OFF		
1 013	POT3 Port P23 pull-up transistor control bit	1	1 Pull-up transistor ON			
DI 112	Port P22 pull-up transistor control bit	0	Pull-up transistor	OFF		
1 012		1	Pull-up transistor	ON		
PU1 ₁	Port P21 pull-up transistor control bit	0	Pull-up transistor	OFF		
011		1	Pull-up transistor	ON		
PI 110	Port P20 pull-up transistor control bit	0	Pull-up transistor	OFF		
1 310	1 Ott 1 20 pull-up transistor control bit	1	Pull-up transistor	ON		

Note 1: The letter R denotes "readable," and the letter W denotes "writable."



4.5 Pullup Control Register PU2

Table 4.5 shows the bit configuration of Pullup Control Register PU2.

For write to the register PU2, first set a value in the register A and then use the TPU2A instruction.

Furthermore, the TAPU2 instruction may be used to transfer the content of register PU2 to the register A.

Table 4.5 Bit Configuration of Pullup Control Register PU2

Pull-up control register PU2		When reset: 00002		When powered down: State retained	R/W TAPU2/TPU2A		
DI 122	Port P33 pull-up transistor control bit	0	Pull-up transistor	OFF			
1 023	Tott 1 33 pail-up transistor control bit	1	Pull-up transistor ON				
DI 122	Port P32 pull-up transistor control bit	0	Pull-up transistor	Pull-up transistor OFF			
1 022		1	Pull-up transistor	ON			
PU21	Port P34 pull-up transjetor control hit	0	Pull-up transistor	OFF			
1 021	Port P31 pull-up transistor control bit	1	Pull-up transistor	ON			
DI 120	Port P30 pull-up transistor control bit	0	Pull-up transistor	OFF			
1 020		1	Pull-up transistor	ON			

Note 1: The letter R denotes "readable," and the letter W denotes "writable."

4.6 Pullup Control Register PU3

Table 4.6 shows the bit configuration of Pullup Control Register PU3.

For write to the register PU3, first set a value in the register A and then use the TPU3A instruction.

Furthermore, the TAPU3 instruction may be used to transfer the content of register PU3 to the register A.

Table 4.6 Bit Configuration of Pullup Control Register PU3

	Pull-up control register PU3		hen reset: 00002	When powered down: State retained	R/W TAPU3/TPU3A	
DLI2a	Port D ₆ and D ₇ pull-up transistor control bit		Pull-up transistor	OFF		
1 003	Tott be and by pull-up transistor control bit		Pull-up transistor	ON		
DI 132	Port D4 and D5 pull-up transistor control bit		Pull-up transistor	Pull-up transistor OFF		
1 032			Pull-up transistor	ON		
DI 131	Port D ₂ and D ₃ pull-up transistor control bit		Pull-up transistor	OFF		
1 001	Port D2 and D3 pull-up transistor control bit	1	Pull-up transistor	ON		
DI 130	Port D ₀ and D ₁ pull-up transistor control bit		Pull-up transistor	OFF		
1 000	Tort Do and Dr pun-up transistor control bit		Pull-up transistor	ON		

Note 1: The letter R denotes "readable," and the letter W denotes "writable."



4.7 Port Output Mode Control Register FR0

Table 4.7 shows the bit configuration of Port Output Mode Control Register FR0.

For write to the register FR0, first set a value in the register A and then use the TFR0A instruction.

Table 4.7 Bit Configuration of Port Output Mode Control Register FR0

P	Port Output Mode Control Register FR0		hen reset: 00002	When powered down: State retained W TFR0A			
EB0°	Port P12 and P13 output mode select bit	0	N-channel open-	drain output			
1 103	Ros Port P12 and P13 output mode select bit	1	CMOS output				
ED0a	Port P10 and P11 output mode select bit	0	N-channel open-o	N-channel open-drain output			
11102		1	CMOS output				
FR01	Port P02 and P03 output mode select bit	0	N-channel open-o	drain output			
I Ko	For Foz and Fos output mode select bit	1	CMOS output				
ER00	Port P0 ₀ and P0 ₁ output mode select bit	0	N-channel open-o	drain output			
1 100	Torrior and For output mode select bit	1	CMOS output				

Note 1: The letter W denotes "writable."

4.8 Port Output Mode Control Register FR1

Table 4.8 shows the bit configuration of Port Output Mode Control Register FR1. For write to the register FR1, first set a value in the register A and then use the TFR1A instruction.

Table 4.8 Bit Configuration of Port Output Mode Control Register FR1

Р	Port Output Mode Control Register FR1		hen reset: 00002	When powered down: State retained	W TFR1A		
EB1a Port Da output made cale	Port D ₃ output mode select bit	0	N-channel open-	drain output			
11113	Tott 23 output mode select bit	1	CMOS output				
ED1a	Port D2 output mode select bit	0	N-channel open-o	I-channel open-drain output			
11112		1	CMOS output				
ED11	Port D1 output mode select bit	0	N-channel open-o	drain output			
FKII		1	CMOS output				
ED10	Port Do output mode select bit	0	N-channel open-o	drain output			
1 10 10		1	CMOS output				



4.9 Port Output Mode Control Register FR2

Table 4.9 shows the bit configuration of Port Output Mode Control Register FR2.

For write to the register FR2, first set a value in the register A and then use the TFR2A instruction.

Table 4.9 Bit Configuration of Port Output Mode Control Register FR2

Port Output Mode Control Register FR2		When reset: 00002		When powered down: State retained	W TFR2A		
FR23	Port P32 and P33 output mode select bit	0	N-channel open-o	drain output			
11123	1 of 1 oz and 1 os output mode select bit	1	CMOS output	MOS output			
ED2a	Port P3 ₀ and P3 ₁ output mode select bit	0	N-channel open-o	Irain output			
111122		1	CMOS output				
FR21	Port D ₅ output mode select bit	0	N-channel open-o	Irain output			
111121	Tort Ds output mode select bit	1	CMOS output				
ED 20	Port D4 output mode select bit	0	N-channel open-o	Irain output			
1 1(20		1	CMOS output				

Note 1: The letter W denotes "writable."

4.10 Port Output Mode Control Register FR3

Table 4.10 shows the bit configuration of Port Output Mode Control Register FR3. For write to the register FR3, first set a value in the register A and then use the TFR3A instruction.

Table 4.10 Bit Configuration of Port Output Mode Control Register FR3

Port Output Mode Control Register FR3		When reset: 00002		When powered down: State retained	W TFR3A			
ED20 Port D20 out	Port P23 output mode select bit	0	N-channel open-o	Irain output				
1 1103	1 of 1 23 output mode select bit	1	CMOS output					
ED20 I	Port P22 output mode select bit	0	N-channel open-c	N-channel open-drain output				
F K 32		1	CMOS output					
ED24	Port P21 output mode select bit	0	N-channel open-c	N-channel open-drain output				
FKSI	Fort F21 output mode select bit	1	CMOS output					
ED20	Port P20 output mode select bit	0	N-channel open-c	Irain output				
1 130		1	CMOS output					



4.11 Key-on Wakeup Control Register K0

Table 4.11 shows the bit configuration of Key-on Wakeup Control Register K0.

For write to the register K0, first set a value in the register A and then use the TK0A instruction.

Furthermore, the TAK0 instruction may be used to transfer the content of register K0 to the register A.

Table 4.11 Bit Configuration of Key-on Wakeup Control Register K0

	Key-on Wakeup Control Register K0		hen reset: 00002	When powered down: State retained	R/W TAK0/TK0A
K03	Port P12 and P13 key-on wakeup control	0	Disables key-on v	vakeup	
103	bit	0 0:1	Enables key-on w	rakeup	
K02	Port P1o and P11 key-on wakeup control	0	Disables key-on v	vakeup	
102	bit	1	Enables key-on w	rakeup	
K01	Port P02 and P03 key-on wakeup control	0	Disables key-on v	vakeup	
KOI	bit	1	Enables key-on w	rakeup	
K00	Port P0o and P01 key-on wakeup control bit	0	Disables key-on v	vakeup	
100		1	Enables key-on w	rakeup	

Note 1: The letter R denotes "readable," and the letter W denotes "writable."

4.12 Key-on Wakeup Control Register K1

Table 4.12 shows the bit configuration of Key-on Wakeup Control Register K1.

For write to the register K1, first set a value in the register A and then use the TK1A instruction.

Furthermore, the TAK1 instruction may be used to transfer the content of register K1 to the register A.

Table 4.12 Bit Configuration of Key-on Wakeup Control Register K1

	Key-on Wakeup Control Register K1		hen reset: 00002	When powered down: State retained	R/W TAK1/TK1A
K13	K13 Port P23 key-on wakeup control bit	0	Disables key-on v	vakeup	
KIS	of 1 23 key-on wakeup control bit	1	Enables key-on w	/akeup	
K12	Port P22 key-on wakeup control bit	0	Disables key-on v	vakeup	
K12	of 1 22 key-on wakeup control bit	1	Enables key-on w	akeup	
K11	Port P21 key-on wakeup control bit	0	Disables key-on v	vakeup	
	Fort F21 key-on wakeup control bit	1	Enables key-on w	/akeup	
K10	Port P20 key-on wakeup control bit	0	Disables key-on v	vakeup	
1010	For F20 key-on wakeup control bit	1	Enables key-on w	rakeup	

Note 1: The letter R denotes "readable," and the letter W denotes "writable."



4.13 Key-on Wakeup Control Register K2

Table 4.13 shows the bit configuration of Key-on Wakeup Control Register K2.

For write to the register K2, first set a value in the register A and then use the TK2A instruction.

Furthermore, the TAK2 instruction may be used to transfer the content of register K2 to the register A.

Table 4.13 Bit Configuration of Key-on Wakeup Control Register K2

	Key-on Wakeup Control Register K2		hen reset: 00002	When powered down: State retained	R/W TAK2/TK2A	
K23	Port P3 ₂ and P3 ₃ Note ³ key-on wakeup	0	Disables key-on v	Disables key-on wakeup		
1123	control bit	1	Enables key-on w	nables key-on wakeup		
K22	Port P3 ₀ and P3 ₁ Note 2 key-on wakeup control bit	0	Disables key-on wakeup			
1122		1	Enables key-on w	/akeup		
K21	INT pin return condition select bit	0	Level returned			
NZ1	invi pin return condition select bit	1	Edge returned			
K20	INT pin key-on wakeup control bit	0	Disables key-on v	vakeup		
1120		1	Enables key-on w	/akeup		

Note 1: The letter R denotes "readable," and the letter W denotes "writable."

Note 2: To disable the key-on wakeup function of ports P30 and P31 (K22 = 0), set the values of registers K30 and K31 to 0.

Note 3: To disable the key-on wakeup function of ports P32 and P33 (K23 = 0), set the values of registers K32 and K33 to 0.

Note 4: : Unused bits during port setting.

4.14 Key-on Wakeup Control Register K3

Table 4.14 shows the bit configuration of Key-on Wakeup Control Register K3.

For write to the register K3, first set a value in the register A and then use the TK3A instruction.

Furthermore, the TAK3 instruction may be used to transfer the content of register K3 to the register A.

Table 4.14 Bit Configuration of Key-on Wakeup Control Register K3

	Key-on Wakeup Control Register K3		hen reset: 00002	When powered down: State retained	R/W TAK3/TK3A	
K33	Ports D ₆ and D ₇ key-on wakeup control bit	0	Key-on wakeup n	Key-on wakeup not used		
11.03	rons be and b/ key-on wakeup control bit	1	Key-on wakeup u	ey-on wakeup used		
K32	Ports D4 and D5 key-on wakeup control bit	0	Key-on wakeup not used			
132		1	Key-on wakeup u	sed		
K31	Ports D ₂ and D ₃ key-on wakeup control bit	0	Key-on wakeup n	ot used		
INST	Forts b2 and b3 key-on wakeup control bit	1	Key-on wakeup u	sed		
K30	Ports Do and D1 key-on wakeup control bit	0	Key-on wakeup n	ot used		
130		1	Key-on wakeup u	sed		

Note 1: The letter R denotes "readable," and the letter W denotes "writable."



4.15 Clock Control Register RG

Table 4.15 shows the bit configuration of the Clock Control Register RG.

For write to the register RG, first set a value in the register A and then use the TRGA instruction.

Table 4.15 Bit Configuration of Clock Control Register RG

	Clock Control Register RG		/hen reset: 10002	When powered down: State retained	W TRGA		
RG ₂	RG3 Low-speed on-chip oscillator (f(LSOCO)) control bit Note 3	0	Low-speed on-chip oscillator (f(LSOCO)) oscillation available				
1.03		1	Low-speed on-chip oscillator (f(LSOCO)) oscillation stop				
P.Go	RG2 Sub-clock (f(Xcin)) control bit Note 3	0	Sub-clock (f(Xcin)) oscillation available, ports D ₆ and D ₇ not selected				
NG2 S		1	Sub-clock (f(XCIN)) oscillation stop, ports D6 and D7 selected				
PG1	RG1 Main-clock (f(XIN)) control bit Note 3	0	Main clock (f(XIN)) oscillation available				
KGI		1	Main clock (f(XIN))	oscillation stop			
RG ₀	High-speed on-chip oscillator (f(HSOCO)) control bit Note 3	0	High-speed on-chip	oscillator (f(HSOCO)) oscillation availal	ble		
KG ₀		1	High-speed on-chip	o oscillator (f(HSOCO)) oscillation stop			

Note 1: The letter W denotes "writable."

Note 2: : Unused bits during port setting.

Note 3: Any oscillator circuit that is selected for the system clock cannot be turned off.

4.16 LCD Control Register L3

Table 4.16 shows the bit configuration of the LCD Control Register L3.

For write to the register L3, first set a value in the register A and then use the TL3A instruction.

Table 4.16 Bit Configuration of LCD Control Register L3

	LCD Control Register L3		hen reset: 11112	When powered down: State retained	W TL3A	
L33	P23/SEG27 pin function select bit	0	SEG27	SEG27		
L03		1	P23			
L32	P22/SEG26 pin function select bit	0	SEG ₂₆			
LOZ		1	P22			
L31	P21/SEG25 pin function select bit	0	SEG25			
LSI		1	P21			
L30	P20/SEG24 pin function select bit	0	SEG24			
L30	F20/3EG24 pin function select bit	1	P20			



4.17 LCD Control Register C1

Table 4.17 shows the bit configuration of the LCD Control Register C1.

For write to the register C1, first set a value in the register A and then use the TC1A instruction.

Table 4.17 Bit Configuration of LCD Control Register C1

	LCD Control Register C1		hen reset: 11112	When powered down: State retained	W TC1A	
C13	P03/SEG19 pin function select bit	0	SEG19			
013		1	P03	03		
C12	P02/SEG18 pin function select bit	0	SEG18			
012		1	P02			
C1 ₁	P01/SEG17 pin function select bit	0	SEG17			
011		1	P01			
C10	P0o/SEG16 pin function select bit	0	SEG ₁₆			
010		1	P0o			

Note 1: The letter W denotes "writable."

4.18 LCD Control Register C2

Table 4.18 shows the bit configuration of the LCD Control Register C2.

For write to the register C2, first set a value in the register A and then use the TC2A instruction.

Table 4.18 Bit Configuration of LCD Control Register C2

	LCD Control Register C2		hen reset: 11112	When powered down: State retained	W TC2A
C23	P13/SEG23 pin function select bit	0	SEG23		
023	T 10/02/020 PIN Idilodon coloci Sit	1	P13		
C22	P12/SEG22 pin function select bit	0 SEG22			
022	12/0L 022 pin function select bit	1	P12		
C21	P11/SEG21 pin function select bit	0	SEG21		
021		1	P11		
C20	P1a/SEG20 pin function select hit	0	SEG20		
020	P10/SEG20 pin function select bit	1	P10		



4.19 LCD Control Register C3

Table 4.19 shows the bit configuration of the LCD Control Register C3.

For write to the register C3, first set a value in the register A and then use the TC3A instruction.

Table 4.19 Bit Configuration of LCD Control Register C3

	LCD Control Register C3		hen reset: 11112	When powered down: State retained	W TC3A
C33	P33/SEG31 pin function select bit	0	SEG31		
033		1	P33	233	
C32	P32/SEG30 pin function select bit	0	SEG30		
032		1	P32		
C31	P31/SEG29 pin function select bit	0	SEG29		
031		1	P31		
C30	P30/SEG28 pin function select bit	0	SEG28		
030		1	P30		



5. Port Application Example

5.1 Key Input by Key Scan

When N-channel open-drain output is selected for the output mode of port D and the internal pullup transistor of port P0 is used, a key matrix can be configured by connecting an external circuit comprised of only keys to the chip.

Point : The external component needed for this application consists of only keys. Specification : Port D outputs a low-level signal, and port P0 accepts 16 keys as its input.

Figure 5.1 shows an example of a key matrix circuit. Figure 5.2 shows key scan input timing.




Figure 5.1 Example of a Key Matrix Circuit






Figure 5.2 Key Scan Input Timing



6. Reference Documents

Data sheet 455A Group Data Sheet (The latest version is available from the Renesas Technology Web site.)

Technical news / Technical Update (The latest information is available from the Renesas Technology Web site.)



7. Sample Programs

Sample programs are available from the Renesas Technology Web site. To download one, click the screen menu "Application Note" on the left side of 455A group Web site.



Renesas Web Site and Where to Contact

Renesas Technology Web site: http://japan.renesas.com/

Where to contact: http://japan.renesas.com/inquiry csc@renesas.com

Revision history	455A Group Input/Output Ports

Rev.	Date	Description				
incv.	Date	Page	Points			
1.00	2008.02.29	-	First edition issued			

All trademarks and registered trademarks are the property of their respective owners.



Notes regarding these materials

- This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.
- 2. Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
- 3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
- 4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (http://www.renesas.com)
- 5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
- 6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.
- 7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
- 8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below:
 - (1) artificial life support devices or systems
 - (2) surgical implantations
 - (3) healthcare intervention (e.g., excision, administration of medication, etc.)
 - (4) any other purposes that pose a direct threat to human life
 - Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.
- 9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
- 10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment.
- 12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.
- 13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.

© 2008. Renesas Technology Corp., All rights reserved.