# HIGH-SPEED PACKET PROCESSING UTILIZING FLOW-CONTROL MANAGEMENT DEVICES 

## By Mark Hoke

## INTRODUCTION

High-speed packet processing requires the movement of packets withina system product with minimal latency and overhead. The system product connects to the data communication network (i.e. Internet or corporate backbone) through a line interface module. The line interface module is comprised of the Physical (PHY), Serial De-serialize (SERDES) and MAC (Media Access Control) layers of the OSI model. Some high-speed product designs require alocal processor onthe interface module to reduce the burden of down stream processing modules. The data path between the PHY/MAC circuitry and the processor requires a bus and/or rate matching, packetbuffering device. To minimize latency andmaximize performance the datapath should contain a minimum number of devices. This application brief describes how the IDT multi-queue flow-control devices (IDT72T515XX) can be used in a high-speed packet processing architecture (Figure 1).

## HIGH-SPEED PACKET PROCESSING OVERVIEW

High-speed packetprocessing systems canconnecttoline interfaces ranging fromOC-12uptoOC-192(10Gbps)andhaveinternal systemclockfrequencies operating at200Mhzand higher. In additionto high-speed input/outputline rates and high frequency system clocks, system requirements include low system latency, streamline data paths andminimal system software overhead.

As the line rate and system clock frequencies increase, the data cells become smaller (the data cell is the inverse proportion of the clock frequency). Refer to Figure 2, Data Cell. Small data cells require high-speed components, such as the IDT flow-control products, to handle throughput demands.

## UNIQUE MULTI-QUEUE FUNCTION

One area affecting performance of a system productorbox in a network is the ability to provide system resources to the rightdataatthe righttime. As more and more traffic is time sensitive, such as voice and video, the timely delivery of this type of data is mandatory. Bottle necks in a system can hinder or stop the time sensitive data stream. There is also the need for different levels of service and policing in a system.
One way to handle these types of data is to provide a prioritization algorithm that enables the highest priority data access to network resources first. Other issues of starvation and fairness are also applied. This prioritization function can be implemented by either a large, shared memory or multiple smaller queues, one ormore foreach priority. Using an FPGA orASIC for this function is complexandfilled with performance issues. IDThas now takenthatfunction from the custom world and provided it in an off-the-shelf device.

The IDT multi-queueflow-control devices, perform specialized functions in the data path. Suchfunctions were previously only available in custom, "homegrown" solutions, but are now available off the shelf. These functions off-load the FPGA or ASIC by reducing gate count, I/Os and allowing for smaller, less expensive, customdevices. Bybringingdata-pathfunctions offofaprogrammable device, performance is often increased as well.
Themulti-queuefunction of the flow-control devices providethe ability totake a single bus, with multiple virtual channels and rearrange their order on the wire based on a system algorithm. We will now discuss the function ofthe multiqueue devices to show how the reordering of data is achieved, allowing first access to the highest priority data.


Figure 1. Block Diagram - Multi-queue Flow-control Device

## IDT72T515XX MULTI-QUEUE PRODUCTINFORMATION

## PRODUCT HIGHLIGHTS

- Configurable from 1 to 32 queues
- Independent read and write access per queue
- User selectable I/O: 2.5V LVTTL, 1.5V HSTL, 1.8V eHSTL
- Default multi-queue device configurations
- IDT72T51546: 1,024 $\times 36 \times 32 Q$
-IDT72T51556 : 2,048 $\times 36 \times 32 Q$
- 100\% bus utilization
- 200 MHz maximum clock frequency
- 3.6ns access time
- Multiple bus matching options
- x36in to x36out
-x18in to x360ut
- x9in to x36out
- x36in to x180ut
-x36in to x9out


## OPERATIONALOVERVIEW

The IDT72T515XX multi-queue flow-control devices are single ICs containing up to 32 discrete queues. To minimize printed circuit board trace routing, the multi-queue devices use common databuses to communicateto/from the queues. The data path is structured as a common Din (36:0) inputbus, (write port) and a common Qout (36:0) output bus, (read port). Information grams (encapsulated voice, video or data) are written into queue via the write port and read from the read port. Queue writes and reads can be performed at frequencies up to 200 Mhz . Data write and read operations are totally independent of each other, any queue may be selected on the write port and any queue can be accessed on the read port. Queues support simultaneous write and read operations.

For packetized information the multi-queue flow-control devices can be configured for packet mode operation. Packet mode provides an efficient method to mark the start and end of packets stored in the queues.

The multi-queue ICs supports a variety of industry standard input/output specificationssuch as2.5VLVTTL, 1.5VHSTL or 1.8V eHSTL. Referto Figure 1, Block Diagram - Multi-queue Flow-control Device for additional product information.

Clock Signal

Data Line


6368 drw02
Figure 2. Data Cell

## TYPICAL IMPLEMENTATION

As illustrated in Figure3, Typical High-Speed Line Interface Module Block Diagram, a typical high speed interface module implementation includes the use of a customASIC(ApplicationSpecific IntegratedCircuit) oranFPGA(Field Programmable Gate Array) device in the data path for bus matching, rate matching and packet buffering between the input/output module and the processing interface.

Analysis of Figure 3 reveals several issues to be considered with an implementation that uses either a custom ASIC or the FPGA in the main data path. One of the issues is the circuit complexity required to be designed inside the ASIC/FPGA including the design and verification/testtime is very costly, largely due to the vast space required (i.e., gate count) within the device. Another issue flexibility. When the packet buffer is designed as an integral element of an ASIC/FPGA, the bufferis afixed size, therefore limiting flexibility
and not adaptable to various incoming line rates. If it is an inadequate size, latency and performance are not optimized. The flow-control devices allow flexibility inthe systemaswell assystem simplicity (lowcost, fastime-to-market).

## FLOW-CONTROL MANAGEMENT IMPLEMENTATION

As shown in Figure 4, High-Speed Packet Processing Using IDT Multiqueue Flow-control Devicesthe IDT flow-control devices can provide efficient rate matching between various line rates, comprehensive bus matching and flexible packetbuffering. The flow-control products supportoperating frequencies up to 200 Mhz and transfer rates up to $16 \mathrm{~Gb} / \mathrm{s}$. Utilizing flow-control management devices for the packetbufferfrom a productarchitectstandpoint adds flexibility and extensibility. The packetbuffering queues canbe configured to optimize overall system throughput.


Figure 3. Typical High-Speed Line Interface Module Block Diagram


Figure 4. High-Speed Packet Processing Using IDT Multi-queue Flow-control Devices

## TABLE 1 - BENEFITS OF THE IDT72T515XX FLOW-CONTROL DEVICES

| FUNCTIONALITY | FCM IMPLEMENTATION | TYPICAL IMPLEMENTATION |
| :--- | :--- | :--- |
| Queues | Flexible, up to 32 queues per device can be defined to the <br> application | Rigid, uses an embedded monolithic memory array |
| Device Cascading | Available | Not Available |
| Buffer Architecture | Enables a consolidated buffering architecture to reduce system <br> latency | Multiple buffers \& memory controllers fragmented across <br> several devices, which increase system latency |
| Buffer Size | Adjustable buffer size to minimize processor/system overhead | Small fix sized buffers, requiring more processor overhead/ <br> system time to manage the data path |
| System Design time | Decreased design time by reducing complexity of data path, <br> memory controllers and FPGA, hence shorter design time | Increased design time due to multiple memory controllers, <br> complex data path and FPGA control functions. |

## BENEFITS

The benefits of using IDT flow-control devices are numerous. Benefits include: (1) packet-buffering flexibility; the queues used to buffer packets can be adjusted inboth depth and widthto accommodate the incoming line rate and packetsize(2)designflexibility, the number of packetbuffering queues are user definable (3) using flow-control devices reduce the overall design risk and complexity of the custom ASIC orFPGA, thereby reducing time to market (4) a smaller ASIC or FPGA may be used, which translates into a direct material costsavings.

## OPERATIONAL INFORMATION

## WRITE QUEUE SELECTION \& WRITE OPERATION

The IDT72T515XX multi-queue ICscan be configured with up to 32 queues that data can be written into via a common write portusing the data inputs, Din, WriteClock (WCLK) and Write Enable (WEN). A queue is selected using the write address bus (WRADD), the rising edge of WCLK and Write Address Enable (WADEN). The queue selection occurs on a single WCLK cycle, the selected queue will remain selected until another queue is selected.

The write port is designed to achieve $100 \%$ bus utilization. This means that data can be written into the device on every WCLK rising edge including the cycle that a new queue is being addressed.

All subsequentwrites will be writtentothatqueueuntilanew queue is selected. Aminimum of 3WCLKcyclesmustoccurbetweenqueueselections onthewrite port. On the nextWCLK rising edge the write port discrete full flag will update to show the full status of the newly selected queue. On the second rising edge of WCLK, data presentonthe data inputbus, Din can be written into the newly selected queue provided thatWEN is LOW and the new queue is not full. The cycle of the queue selection and the nextcycle will continue to write data present on the datainputbus, Din into the previous queue provided thatWEN is active LOW.

Ifthenewly selected queue isfull atthe pointof its selection, then writes to that queue will be prevented, a full queue cannot be written into. In the 32 queue multi-queue devicestheWRADD addressbusis 8 bits wide. The leastsignificant 5 bits are used to address one of the 32 available queues within a single multi-
queue device. The mostsignificant3bits are used when a device is connected in expansion mode, up to 8 devices can be connected in expansion. Refer Figure 5, Write Operations \& First Word Fall Through.

## READ QUEUE SELECTION \& READ OPERATION

The multi-queueflow-control devices canbeconfigured with upto32queues. Each queue is read from via a common read portusing the data outputs, Qout, read clock (RCLK) and read enable ( $\overline{\mathrm{REN}}$ ). In a shared bus architecture, an output enable $(\overline{\mathrm{OE}})$ control pin is also provided to place the output drivers in an High-Impedancestate.
A queue is selected using the read address bus (RDADD), the rising edge of RCLK and read address enable (RADEN). Selecting a queue for reading requires only one cycle. All subsequent reads will be read from the selected queue until a new queue is selected. A minimum of 3 RCLK cycles mustoccur between queue selections onthe read port. Onthe same RCLK rising edge that the new queue is selected, data can still be read from the previously selected queue, provided that $\overline{\mathrm{REN}}$ is LOW, active and the previous queue is notempty on the following rising edge of RCLK, a word will be read from the previously selected queue regardless of $\overline{R E N}$ due to the fall through operation (provided the queue is not empty).

When a queue is selected on the read port, the next word available in that queue (provided that the queue is not empty) will fall through to the output register. Ina32queue configurationthe RDADD address bus is usedtoaddress the 32 available queues. The most significant 3 bits are used for addressing devices in expansion mode, up to 8 devices can be cascaded. Referto Figure 6, Read Queue Select, Read Operation and $\overline{O E}$ Timing.

## CONCLUSION

Multi-queue flow-control devices provide the most flexibility and cost effectiveness. The multi-queue flow-control devices are an all-in-one solution providing rate matching, bus matching and aflexiblebufferingqueuearchitecture. By using these devices, functions that were previously only available in "homegrown", custom designs such as FPGAs or ASICs, are now available off the shelf. They come with complete models, fully tested and verified so designers can simplify their designs, shorten design cycles, reduce design and system costs and getto marketfaster. All of this withfull-line rate performance.


6368 drw05
Figure 5. Write Operations \& First Word Fall Through


Figure 6. Read Queue Select, Read Operation and $\overline{O E}$ Timing

## AC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{VCC}=2.5 \mathrm{~V} \pm 0.15 \mathrm{~V}, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$;Industrial: $\mathrm{VCC}=2.5 \mathrm{~V} \pm 0.15 \mathrm{~V}, \mathrm{TA}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; JEDEC JESD8-A compliant)

| Symbol | Parameter |  |  |  | nd' ${ }^{(1)}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | IDT72T51546L5 IDT72T51556L5 |  | IDT72T51546L6 IDT72T51556L6 |  |  |
|  |  | Min. | Max. | Min. | Max. |  |
| ts | Clock Cycle Frequency (WCLK \& RCLK) | - | 200 | - | 166 | MHz |
| tA | Data Access Time | 0.6 | 3.6 | 0.6 | 3.7 | ns |
| tCLK | Clock Cycle Time | 5 | - | 6 | - | ns |
| tCLKH | Clock High Time | 2.3 | - | 2.7 | - | ns |
| tCLKL | Clock Low Time | 2.3 | - | 2.7 | - | ns |
| tos | DataSetup Time | 1.5 | - | 2.0 | - | ns |
| DH | Data Hold Time | 0.5 | - | 0.5 | - | ns |
| tens | EnableSetup Time | 1.5 | - | 2.0 | - | ns |
| EENH | Enable Hold Time | 0.5 | - | 0.5 | - | ns |
| tRS | ResetPulseWidth | 30 | - | 30 | - | ns |
| tRSS | ResetSetup Time | 15 | - | 15 | - | ns |
| tRSR | Reset Recovery Time | 10 | - | 10 | - | ns |
| tPRSS | Partial ResetSetup | 1.5 | - | 2.0 | - | ns |
| tPRSH | Partial Reset Hold | 0.5 | - | 0.5 | - | ns |
| tolz ( $\left.\overline{O E}-Q_{n}\right)^{(2)}$ | OutputEnable to OutputinLow-Impedance | 0.6 | 3.6 | 0.6 | 3.7 | ns |
| tohz ${ }^{(2)}$ | OutputEnable to Outputin High-Impedance | 0.6 | 3.6 | 0.6 | 3.7 | ns |
| toe | OutputEnableto Data Output Valid | 0.6 | 3.6 | 0.6 | 3.7 | ns |
| fo | Clock Cycle Frequency (SCLK) | - | 10 | - | 10 | MHz |
| tsCLK | Serial Clock Cycle | 100 | - | 100 | - | ns |
| tSCKH | Serial Clock High | 45 | - | 45 | - | ns |
| tSCKL | Serial Clock Low | 45 | - | 45 | - | ns |
| tSDS | Serial Data In Setup | 20 | - | 20 | - | ns |
| tSDH | Serial Data In Hold | 1.2 | - | 1.2 | - | ns |
| tSENS | Serial EnableSetup | 20 | - | 20 | - | ns |
| tSENH | Serial Enable Hold | 1.2 | - | 1.2 | - | ns |
| tSDO | SCLK to Serial Data Out | - | 20 | - | 20 | ns |
| tSENO | SCLK to Serial Enable Out | - | 20 | - | 20 | ns |
| tSDOP | Serial Data Out Propagation Delay | 1.5 | 3.7 | 1.5 | 3.7 | ns |
| tSENOP | Serial Enable Propagation Delay | 1.5 | 3.7 | 1.5 | 3.7 | ns |
| tPCWQ | ProgrammingComplete to Write QueueSelection | 20 | - | 20 | - | ns |
| PCRQ | Programming Complete to Read Queue Selection | 20 | - | 20 | - | ns |
| tAS | Address Setup | 1.5 | - | 2.5 | - | ns |
| taH | Address Hold | 1.0 | - | 1.5 | - | ns |
| twFF | Write Clock to Full Flag | - | 3.6 | - | 3.7 | ns |
| trov | Read Clock to Output Valid | - | 3.6 | - | 3.7 | ns |
| tsTs | $\overline{\text { PAE/PAF Strobe Setup }}$ | 1.5 | - | 2.0 | - | ns |
| tSTH | $\overline{\text { PAE/ }} \overline{\text { PAF }}$ Strobe Hold | 0.5 | - | 0.5 | - | ns |
| tos | QueueSetup | 1.5 | - | 2.0 | - | ns |
| toh | Queue Hold | 1.0 | - | 0.5 | - | ns |
| twaF | WCLK to $\overline{\text { PAF flag }}$ | 0.6 | 3.6 | 0.6 | 3.7 | ns |
| tRAE | RCLK to $\overline{\text { PAE }}$ flag | 0.6 | 3.6 | 0.6 | 3.7 | ns |
| tPAF | Write Clock to Synchronous Almost-Full Flag Bus | 0.6 | 3.6 | 0.6 | 3.7 | ns |
| tPAE | Read Clock to Synchronous Almost-Empty Flag Bus | 0.6 | 3.6 | 0.6 | 3.7 | ns |

## NOTES:

1. Industrial temperature range product for the 6 ns is available as a standard device. All other speed grades available by special order.
2. Values guaranteed by design, not currently tested.

## AC ELECTRICAL CHARACTERISTICS (CONTINUED)

(Commercial: $\mathrm{VCC}=2.5 \mathrm{~V} \pm 0.15 \mathrm{~V}, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$;Industrial: $\mathrm{VCC}=2.5 \mathrm{~V} \pm 0.15 \mathrm{~V}, \mathrm{TA}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; JEDEC JESD8-A compliant)

| Symbol | Parameter |  |  | Com | $\mathrm{d}^{(1)}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | IDT72T51546L5 IDT72T51556L5 |  | IDT72T51546L6 IDT72T51556L6 |  |  |
|  |  | Min. | Max. | Min. | Max. |  |
| tERCLK | RCLK to Echo RCLK Output | - | 4.0 | - | 4.2 | ns |
| tCLKEN | RCLK to Echo REN Output | - | 3.6 | - | 3.7 | ns |
| tPAELZ ${ }^{(2)}$ | RCLK to $\overline{\text { PAE }}$ Flag Bus to Low-Impedance | 0.6 | 3.6 | 0.6 | 3.7 | ns |
| tPAEHZ ${ }^{(2)}$ | RCLK to $\overline{\text { PAE Flag Bus to High-Impedance }}$ | 0.6 | 3.6 | 0.6 | 3.7 | ns |
| tPAFLZ ${ }^{(2)}$ | WCLK to $\overline{\text { PAF Flag Bus to Low-Impedance }}$ | 0.6 | 3.6 | 0.6 | 3.7 | ns |
| tPAFHZ ${ }^{(2)}$ | WCLK to $\overline{\text { AFF }}$ Flag Bus to High-Impedance | 0.6 | 3.6 | 0.6 | 3.7 | ns |
| tFFHZ ${ }^{(2)}$ | WCLK to Full Flag to High-Impedance | 0.6 | 3.6 | 0.6 | 3.7 | ns |
| tFFLZ ${ }^{(2)}$ | WCLK to Full Flag to Low-Impedance | 0.6 | 3.6 | 0.6 | 3.7 | ns |
| tovLZ ${ }^{(2)}$ | RCLK to Output Valid Flag to Low-Impedance | 0.6 | 3.6 | 0.6 | 3.7 | ns |
| toviz ${ }^{(2)}$ | RCLK to Output Valid Flag to High-Impedance | 0.6 | 3.6 | 0.6 | 3.7 | ns |
| tFSYMC | WCLK to $\overline{\text { PAF }}$ Bus Sync to Output | 0.6 | 3.6 | 0.6 | 3.7 | ns |
| tfxo | WCLK to $\overline{\text { PAF }}$ Bus Expansion to Output | 0.6 | 3.6 | 0.6 | 3.7 | ns |
| tesYnc | RCLK to $\overline{\text { PAE }}$ Bus Sync to Output | 0.6 | 3.6 | 0.6 | 3.7 | ns |
| texo | RCLK to $\overline{\text { PAE }}$ Bus Expansion to Output | 0.6 | 3.6 | 0.6 | 3.7 | ns |
| tPR | RCLK to Packet Ready Flag | 0.6 | 3.6 | 0.6 | 3.7 | ns |
| tSkEW1 | SKEW time between RCLK and WCLK for $\overline{\mathrm{FF}}$ and $\overline{\mathrm{OV}}$ | 4 | - | 4.5 | - | ns |
| tSkEW2 | SKEW time between RCLK and WCLK for $\overline{\overline{A F F}}$ and $\overline{\text { PAE }}$ | 5 | - | 6 | - | ns |
| tSkEW3 | SKEW time between RCLK and WCLK for $\overline{\text { PAF }}[0: 7]$ and $\overline{\text { PAE }}[0: 7]$ | 5 | - | 6 | - | ns |
| tSKEW4 | SKEW time between RCLK and WCLK for $\overline{\mathrm{PR}}$ and $\overline{\mathrm{OV}}$ | 5 | - | 6 | - | ns |
| tSkEW5 | SKEW time between RCLK and WCLK for $\overline{\mathrm{OV}}$ when in Packet Ready Mode | 8 | - | 10 | - | ns |
| txis | Expansion InputSetup | 1.0 | - | 1.0 | - | ns |
| tx\|H | Expansion InputHold | 0.5 | - | 0.5 | - | ns |

## NOTES:

1. Industrial temperature range product for the 6 ns is available as a standard device. All other speed grades available by special order.
2. Values guaranteed by design, not currently tested.

# IMPORTANT NOTICE AND DISCLAIMER 

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

## Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

