Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



38D2 Group List of Registers

1. Abstract

The following article introduces and shows the SFR registers of the 38D2 Group.

2. Introduction

The explanation of this issue is applied to the following MCU:

Applicable MCU: 38D2 Group

3. Structure of Register

The following is an example of the SFR register structure figure used in this application note and definitions of codes or abbreviations used in this figure are explained below.

register		· *1			
b7 b6 b5 b4 b3 b2 b1 b0	, 	register () [addres	ssh]	*2	*3
	b	Name	Functions	After reset	(RW)
	0	bits	0 0 : 0 1 :	0	RW
	1		1 0 : 1 1 : Do not select.	0	RW
	2	bit	0 : 1 :	0	RW
i i i i i i i i i i i i i i i i i	3	The value is "0" at readin	g. If writing to this bit, write"0".	0	RO
	4	The value is undefined at	t reading. If writing to this bit, write"0".	Undefined	-
	5	If writing to this bit, write '	"0".	0	R/W
	6	flag	0 : 1 :	0	RW
	7	bit	0 : 1 :	0	RW
*1 Blank					
0 1 × *2 0 1		: Set "1" or "0" to this I : If writing to this bit, w : If writing to this bit, w : This bit is not used in : Nothing is arranged : "0" after reset : "1" after reset	vrite "0". vrite "1". n the specific mode or state.		
1 × *2 0 1 Undefined *3		 If writing to this bit, w If writing to this bit, w This bit is not used in Nothing is arranged "0" after reset "1" after reset Undefined after rese 	vrite "0". vrite "1". n the specific mode or state. for this bit.		
1 × *2 0 1 Undefined *3 RW		 If writing to this bit, w If writing to this bit, w This bit is not used in Nothing is arranged "0" after reset "1" after reset Undefined after rese Read enabled. Write 	vrite "0". vrite "1". n the specific mode or state. for this bit. et		
1 × *2 0 1 Undefined *3		 If writing to this bit, w If writing to this bit, w This bit is not used in Nothing is arranged "0" after reset "1" after reset Undefined after rese Read enabled. Write 	vrite "0". vrite "1". n the specific mode or state. for this bit. et e enabled. value depends on each bit at writing	J.	



4. List of Registers

b7 b6 b5 b4 b3 b2 b1 b0	rt Pi register (Pi) (i = 0 to t	5) [addresses 0000h, 0002h, 0004h, 0006h, 0008h, 000A	.h]	
	b Name	Function	After reset	RW
	0 Port Pio	In output mode	0	RW
	1 Port Pi1	Write: Port latch	0	RW
	2 Port Pi2	Read: Port latch or output of peripheral function (Note)	0	RW
· · · · · · · · · · · · · · · · · · ·	3 Port Pi3	In input mode	0	RW
· · · · · · · · · · · · · · · · · · ·	4 Port Pi4	Write: Port latch	0	R٧
	5 Port Pis	Read: Value of pin	0	RW
	6 Port Pi6		0	RW
i	7 Port Pi7		0	RW
No	ote: The output value is read v	when shared output function is selected at the following ports.		
	D2-/Tyours D20/Toour/CK	OUT, P40/OOUT0, P41/OOUT1, P46/RTP0, P47/RTP1, P52/T3OUT/PW	10	






Fig. 4.2 Structure of Port P6 register




Port Pi direction register

	b	Name	Functions	After reset	RW
	0	Port Pio direction register	0: Input mode	0	WO
			1: Output mode		
L	1	Port Pi1 direction register	0: Input mode	0	WO
			1: Output mode		
	2	Port Pi2 direction register	0: Input mode	0	WO
			1: Output mode		
	3	Port Pi3 direction register	0: Input mode	0	WO
			1: Output mode		
	4	Port Pi4 direction register	0: Input mode	0	WO
			1: Output mode		
	5	Port Pis direction register	0: Input mode	0	WO
			1: Output mode		
	6	Port Pi6 direction register	0: Input mode	0	wo
			1: Output mode		
	7	Port Pi7 direction register	0: Input mode	0	wo
			1: Output mode		
N	otes	1. In port(s) P0 to P2 set to input	ut mode, pull-up resistor can be controlled by		
		segment output disable regis	sters 0 to 2 (addresses 0FF4h to 0FF6h) (refer to Fig. 4.54)		
		In port(s) set to output mode	, pull-up resistor is not connected		
		In ports P3 to P5, pull-up res	istor can be controlled by PULL register (address 0FF0h).		
		In port(s) set to output mode	, each corresponding pull-up control bit becomes invalid ar	nd	
		pull-up resistor is not connec	sted.		
		2. In output mode, output struc	ture of port P55 pin can be selected at P55/TxD1 P-channel	output disa	ble bi
		(bit 4 at UART1 control regis	ster (address 001Bh)).		
		3. In output mode, output struct	ture of port P32 pin can be selected at P32/TxD2 P-channel	output disal	ble bit
		(bit 4 at UART2 control regis	ter (address 0FF1h)).		
		4 When VL nin input selection	bit (bit 5 at LCD power control register (address 0014h)) is	set to "1"	


Fig. 4.3 Structure of Port Pi direction register (i = 0 to 5)














<u></u>	mode register 2					
b7 b	6 b5 b4 b3 b2 b1 b0					
0		PU	mode register 2 (CPUM2) [ad	dress 0011h]		
		b	Name	Functions	After reset	RW
		0	On-chip oscillator stop bit	0: Oscillating	(Note 2)	RW
			(Note 1)	1: Stop oscillating	(
		1	If writing to this bit, write "0". Do r		0	RW
		2	The values are "0" at reading. If w		0	RO
		3			0	RO
		4			0	RO
	L	5			0	RO
		6	If writing to these bits, write "0".	Do not write "1".	0	RW
L		7			0	RW
	No	tes:	1. When the on-chip oscillator is s	selected by the watchdog timer count source selection bit	2 (bit 5 of	
			watchdog timer control register	(address 002916)), the on-chip oscillator does not stop ev	ven when t	he
			on-chip oscillator stop bit is set	to "1". Also, when the low-speed mode is set, the on-chip	o oscillator	stops
			regardless of the value of this	bit in the QzROM version. The on-chip oscillator does no	t stop in th	e flas
			memory version, so set this bit	t to "1" to stop the oscillation. In on-chip oscillator mode, e	even if this	bit
			is set to "1", the on-chip oscilla	tor does not stop in the flash memory version, but stops	in the QzR	OM
			version.			
			2. Flash memory version, the OS	CSEL pins of the QzROM version = L: 1, the OSCSEL pin	n of	
			the QzROM version = H: 0.			





RRF register

	RRF	register (RRFR) [address 0012h]		
	b	Functions	After reset	t F
	0	DB4 data storage	0	R
	- 1	DB5 data storage	0	R
	- 2	DB6 data storage	0	R
	- 3	DB7 data storage	0	R
	- 4	DB0 data storage	0	R
	- 5	DB1 data storage	0	F
	6	DB2 data storage	0	F
i	. 7	DB3 data storage	0	F

Fig. 4.7 Structure of RRF register

LCD mode register					
b7 b6 b5 b4 b3 b2 b1 b(mode register (LM) [address 0	013h]		
	b	Name	Functions	After reset	RW
	0	Duty ratio selection bits	b1 b0	0	RW
			0 0: Do not select.		
			0 1: 2 (Use COM ₀ , COM ₁)		
	1		1 0: 3 (Use COM ₀ to COM ₂)	0	RW
			1 1: 4 (Use COM ₀ to COM ₃)		
	2	Bias control bit	0: 1/3 bias	0	RW
			1: 1/2 bias		
	3	LCD enable bit	0: LCD OFF	0	RW
			1: LCD ON		
	4	LCD drive timing selection bit	0: Туре А	0	RW
			1: Туре В		
	5	LCD circuit divider division ratio	b6 b5	0	RW
		selection bits	0 0: Clock input		
· · · · · · · · · · · · · · · · · · ·	6		0 1: 2 division of clock input	0	RW
			1 0: 4 division of clock input		
			1 1: 8 division of clock input		
L	7	LCDCK count source selection	0: f(Xcin)/32	0	RW
		bit	1: φSOURCE/8192		
		(Note)	φSOURCE :		
			f(XIN) (frequency/2, 4, or 8 mode)		
			f(Xcin) (low-speed mode)		
			f(OCO)/4 (on-chip oscillator mode)		
	Note:	LCDCK is a clock for LCD timing	f(Xcin) (low-speed mode) f(OCO)/4 (on-chip oscillator mode)		

Fig. 4.8 Structure of LCD mode register






Fig. 4.9 Structure of LCD power control register





AD control register


	b	Name	Functions	After reset	RW
	0	Analog input pin selection bits	b2 b1 b0	0	RW
			0 0 0: P40/AN0		
			0 0 1: P41/AN1		
	1		0 1 0: P42/AN2	0	RW
			0 1 1: P43/AN3		
			1 0 0: P44/AN4		
	2		1 0 1: P45/AN5	0	RW
			1 1 0: P46/AN6		
			1 1 1: P47/AN7		
	3	AD conversion completion bit	0: Conversion in progress	1	RW
			1: Conversion completed		(Note
	4	AD conversion clock selection bit	0: \$OURCE/2	0	RW
			1: \$SOURCE/8		
			φSOURCE:		
			f(XIN) (frequency/2, 4, or 8 mode)		
			f(OCO)/4 (low-speed mode,		
			on-chip oscillator mode)		
	5	ADKEY enable bit (Note 2)	0: Disabled	0	RW
			1: Enabled		
	6	10-bit or 8-bit conversion switch	0: 10-bit AD	0	RW
		bit	1: 8-bit AD		
	7	ADKEY selection bit	0: Disabled	0	RW
			1: Enabled		
Note	es:	1. This bit can be set to "0" but not	to "1" by program.		
		2. When ADKEY enable bit is set t	o "1", analog input pin selection bit becomes invalid.		

Fig. 4.10 Structure of AD control register














Fig. 4.13 Structures of transmit buffer register 1 and receive buffer register 1



b7 b6 b5 b4 b3 b2 b1 b0	erial	I/O 1 status register (SIO1ST	S) [address 0019h]		
Γ	b	Name	Functions	After reset	RW
	0	Transmit buffer empty flag	0: Buffer register full	0	RC
		(TBE) (Note 1)	1: Buffer register empty		
	1	Receive buffer full flag	0: Buffer register empty	0	RC
		(RBF) (Note 1, 2)	1: Buffer register full		
	2	Transmit shift completion flag	0: Transmit shift in progress	0	RC
		(TSC) (Note 1)	1: Transmit shift completed		
	3	Overrun error flag	0: No overrun error	0	RC
		(OE) (Note 3)	1: Overrun error		
	4	Parity error flag	0: No parity error	0	RC
		(PE) (Note 3)	1: Parity error		
	5	Framing error flag	0: No framing error	0	RC
		(FE) (Note 3)	1: Framing error		
i	6	Summing error flag	0: (OE) U (PE) U (FE) = 0	0	RC
		(SE) (Note 3)	1: (OE) U (PE) U (FE) = 1		
	7	The value is "1" at reading. If writin	ig to this bit, write "1".	1	RC
Note	es:	1. If writing to these bits, write "0".			
		2. This bit becomes "0" when receipt	ive buffer register 1 is read		

Fig. 4.14 Structure of serial I/O 1 status register



┍┛╤┛╤┛╤╹╤╹╤	ĻĻ	Jinui	I I/O 1 control register (SIO1C			
	Γ	b	Name	Functions	After reset	RV
	· · · ·	0	BRG1 count source selection	0: \$OURCE	0	RV
			bit (CSS)	1: \$SOURCE/4		l
				φSOURCE:		l
				f(XIN) (frequency/2, 4 or 8 mode)		l
				f(XCIN) (low-speed mode)		l
				f(OCO)/4 (on-chip oscillator mode)		l
		1	Serial I/O 1 synchronous clock	In clock synchronous serial I/O Mode	0	RV
			selection bit (SCS)	0: BRG1 output divided by 4		l
				1: External clock input		l
				In UART mode		l
				0: BRG1 output divided by 16		l
				1: External clock input divided by 16		l
	·	2	SRDY1 output enable bit	0: Output disabled (Pin P57: I/O port)	0	R۷
			(SRDY)	1: Output enabled (Pin P57: SRDY1 output pin)		l
		3	Transmit interrupt source	0: When transmit buffer has become	0	R۷
			selection bit (TIC)	empty (TBE = 1)		l
				1: When transmit shift operation is		l
				completed (TSC = 1)		l
		4	Transmit enable bit	0: Transmission disabled	0	R۷
			(TE)	1: Transmission enabled		
		5	Receive enable bit	0: Reception disabled	0	R۷
			(RE)	1: Reception enabled		l
		6	Serial I/O 1 mode selection bit	0: UART mode	0	R۷
			(SIOM)	1: Clock synchronous serial I/O Mode		l
L		7	Serial I/O 1 enable bit	0: Serial I/O 1 disabled	0	R۷
			(SIOE)	(Pins P54 to P57: I/O ports)		l
				1: Serial I/O 1 enabled		l
				(Pins P54 to P57: Serial I/O1 pins)		l









Fig. 4.16 Structure of UART1 control register










Fig. 4.18 Structure of Transmit buffer register 2/Receive buffer register 2



b7 b6 b5 b4 b3 b2 b1 b 1	-	al I/O 2 status register (SIO2ST	S) [address 001Eh]		
	b	Name	Functions	After reset	RW
	0	Transmit buffer empty flag	0: Buffer register full	0	RO
		(TBE) (Note 1)	1: Buffer register empty		
	1	Receive buffer empty flag	0: Buffer register empty	0	RC
		(RBF) (Note 1, 2)	1: Buffer register full		
	2	Transmit shift completion flag	0: Transmit shift in progress	0	RC
		(TSC) (Note 1)	1: Transmit shift completed		
	3	Overrun error flag	0: No overrun error	0	RC
		(OE) (Note 3)	1: Overrun error		
	4	Parity error flag	0: No parity error	0	RC
		(PE) (Note 3)	1: Parity error		
	5	Framing error flag	0: No framing error	0	RC
		(FE) (Note 3)	1: Framing error		
· · · · · · · · · · · · · · · · · · ·	6	Summing error flag	0: (OE) U (PE) U (FE) = 0	0	RC
		(SE) (Note 3)	1: (OE) U (PE) U (FE) = 1		
L	7	The value is "1" at reading. If writing	ng to this bit, write "1".	1	RC
	Notes	: 1. If writing to these bits, write "0".			
		2. This bit becomes "0" when rece	ive huffer register 2 is read		

Fig. 4.19 Structure of Serial I/O 2 status register





Г

		I I/O 2 control register (SIO2CO			
	b	Name	Functions	After reset	RW
	0	BRG2 count source selection bit	0: \$SOURCE	0	RW
		(CSS)	1: \$\$OURCE/4		
			¢SOURCE:		
			f(XIN) (frequency/2, 4, or 8 mode)		
			f(Xcin) (low-speed mode)		
			f(OCO)/4 (on-chip oscillator mode)		
	L 1	Serial I/O 2 synchronous clock	In clock synchronous serial I/O Mode	0	RV
		selection bit	0 : BRG output divided by 4		
		(SCS)	1 : External clock input		
			In UART Mode		
			0 : BRG output divided by 16		
			1 : External clock input divided by 16		
	2	SRDY2 output enable bit	0: Transmission disabled (Pin P30: I/O port)	0	RV
		(SRDY)	1: Transmission enabled (Pin P30: SRDY2 output pin)		
		Transmit interrupt source	0: When transmit buffer has become empty	0	R٧
		selection bit	(TBE=1)		
		(TIC)	1: When transmit shift operation is completed		
			(TSC=1)		
	4	Transmit enable bit	0 : Transmission disabled	0	RV
		(TE)	1 : Transmission enabled		
	5	Receive enable bit	0 : Reception disabled	0	R۷
		(RE)	1 : Reception enabled		
	6	Serial I/O 2 mode selection bit	0 : UART mode	0	RV
		(SIOM)	1: Clock synchronous serial I/O Mode		
i	7	Serial I/O 2 enable bit	0: Serial I/O 2 disabled	0	R٧
		(SIOE)	(Pins P30 to P33: I/O port)		
			1: Serial I/O 2 enabled		
			(Pins P30 to P33: Serial I/O 2 pins)		

Fig. 4.20 Structure of Serial I/O 2 control register










Fig. 4.22 Structure of Timer 2 register






Fig. 4.23 Structure of Timer 3 register




Fig. 4.24 Structure of Timer 4 register






Fig. 4.25 Structure of PWM01 register

b7 b6	b5 b4 b3 b2 b1 b0					
		Time	r 12 mode register (T12M) [ad	dress 0025h]		
		1		-		
		b	Name	Functions	After reset	RW
		0	Timer 1 count stop bit	0: Count	0	RW
				1: Stop count		
		1	Timer 2 count stop bit	0: Count	0	RW
				1: Stop count		
		2	Timer 1 count source selection	b3 b2	0	RW
			bits	0 0: Frequency divider for timer 1		
		3		0 1: f(Xcin)	0	RW
				1 0: Underflow of timer Y		
				1 1: Do not select.		
	<u> </u>	4	Timer 2 count source selection	b5 b4	0	RW
			bits	0 0: Underflow of timer 1		
	L	5		0 1: f(Xcin)	0	RW
				1 0: Frequency divider for timer 2		
				1 1: Do not select.		
i.,		6	Timer 2 output selection bit	0: Pin P36 = I/O port	0	RW
				1: Pin P36 = Timer 2 output		
L		7	T20UT output edge switch bit	0: Start at "L" output	0	RW
				1: Start at "H" output		

Fig. 4.26 Structure of Timer 12 mode register



b7 b6	3 b5 I	54 b3	b2 b1		imer	r 34 mode register (T34M) [ad	ldress 0026h]		
					b	Name	Functions	After reset	RW
				L	0	Timer 3 count stop bit	0: Count	0	RW
							1: Stop count		
			1		1	Timer 4 count stop bit	0: Count	0	RW
							1: Stop count		
			L		2	Timer 3 count source selection	0: Frequency divider for timer 3	0	RW
						bit	1: Underflow of timer 2		
		L.			3	Timer 4 count source selection	b4 b3	0	RW
		!				bits	0 0: Frequency divider for timer 4		
		L			4		0 1: Underflow of timer 3	0	RW
							1 0: Underflow of timer 2		
							1 1: f(Xin)		
	Ĺ				5	Timer 3 operation mode	0: Timer mode	0	RW
						selection bit	1: PWM mode		
1 -					6	Timer 4 operation mode	0: Timer mode	0	RW
						selection bit	1: PWM mode		
Ĺ					7	The value is "0" at reading. If writ	ing to this bit, write "0".	0	RC

Fig. 4.27 Structure of Timer 34 mode register

b7 b6	b5 b4	b3 b	o2 b1 b0					
0			Т	ime	1234 mode register (T1234	M) [address 0027h]		
				b	Name	Functions	After reset	RW
				0	T30UT output edge	0: Start at "L" output	0	RW
					switch bit	1: Start at "H" output	-	
				1	T40UT output edge	0: Start at "L" output	0	RW
					switch bit	1: Start at "H" output		
			L	2	Timer 3 output selection bit	0: Pin P52 = I/O port	0	RW
						1: Pin P52 = Timer 3 output		
		Ľ		3	Timer 4 output selection bit	0: Pin P53 = I/O port	0	RW
						1: Pin P53 = Timer 4 output		
	1 L.			4	Timer 2 write control bit	0: Write value to both latch and timer simultaneously	0	RW
						1: Write value to latch only		
				5	Timer 2 write control bit	0: Write value to both latch and timer simultaneously	0	RW
						1: Write value to latch only		
				6	Timer 2 write control bit	0: Write value to both latch and timer simultaneously	0	RW
						1: Write value to latch only		
L				7	The value is "0" at reading. If wi	iting to this bit, write "0".	0	RO

Fig. 4.28 Structure of Timer 1234 mode register






Fig. 4.29 Structure of Timer 1234 frequency division selection register








Fig. 4.30 Str	ucture of Watch	ı doq timer	control	register
















Г

b7 b6	b5 b4 b3 b2 b1 b0	1	r X mode register (TXM) [add			
	└ _┯ ┹ _┲ ┹ _┲ ┹ _┲ ┹ _┲ ┹					
		b	Name	Functions	After reset	RW
		0	Timer X operating mode bits	b2 b1 b0	0	RW
				0 0 0: Timer mode		ĺ
		1	1	0 0 1: Pulse output mode	0	RW
				0 1 0: IGBT output mode		1
		2	1	0 1 1: PWM mode	0	RV
				1 0 0: Event counter mode		1
				1 0 1: Pulse width measurement mode		l
				1 1 0: Do not select.		ĺ
				1 1 1: Do not select.		l
		3	Timer X write control bit	0: Write value to both latch and timer simultaneously	0	RV
				1: Write value to latch only		Í
	<u>i</u>	4	Timer X count source	0: Frequency divider output	0	RV
			selection bit	1: f(Xcin)		ĺ
	L	5	Data for control of event	0: Event count enabled	0	RV
			counter window	1: Event count disabled		l
L.,		6	Timer X count stop bit	0: Count	0	RV
				1: Stop count		l
L		7	Timer X output 1 selection bit	0: Pin P3 ₅ = I/O port	0	RV
				1: Pin P3₅ = Timer X output 1		1

Fig. 4.33 Structure of Timer X mode register



Timer X control register 1 b7 b6 b5 b4 b3 b2 b1 b0 Timer X control register 1 (TXCON1) [address 002Eh] Name Functions After rese RW b Ł. 0 0 : f(XIN)/2 Noise filter sampling clock 0 RW selection bit 1 : f(XIN)/4 Ì.... External trigger delay time 1 b2 b1 0 RW 0 0: Not delayed selection bits 2 0 1: (4/f(XIN))µs 0 RW 1 0: (8/f(XIN))µs 1 1: (16/f(XIN))µs 3 Timer X output control bit 1 0 RW 0: P51/INT1 interrupt signal not used 1: P51/INT1 interrupt signal used 4 Timer X output control bit 2 0: P34/INT2 interrupt signal not used 0 RW 1: P34/INT2 interrupt signal used Timer X output 1 edge 0: Start at "L" output 5 0 RW 1: Start at "H" output switch bit 6 CNTR₀ active edge switch bits Depends on timer X operation mode 0 RW 7 (Refer to table 4.1 below) 0 RW

Fig. 4.34 Structure of Timer X control register 1

Timer X operation mode	Set value b7 b6	Timer function/CNTR ₀ pin function	CNTRo Interrupt request occurrence source
Timer mode	0 0		CNTR₀ input signal falling edge
			(No influence on timer count)
	0 1		CNTR ₀ input signal rising edge
			(No influence on timer count)
	1 0		Input signal falling edge and rising edge
	1 1		(No influence on timer count)
Pulse output mode	0 0		Input signal falling edge (No influence on timer count)
	0 1		Input signal rising edge (No influence on timer count)
	1 0	External interrupt pin	Input signal falling edge and rising edge
	1 1		(No influence on timer count)
IGBT output mode	0 0		Input signal falling edge (No influence on timer count)
	0 1		Input signal rising edge (No influence on timer count)
	1 0		Input signal falling edge and rising edge
	1 1		(No influence on timer count)
PWM mode	0 0		Input signal falling edge (No influence on timer count)
	0 1		Input signal rising edge (No influence on timer count)
	1 0		Input signal falling edge and rising edge
	1 1		(No influence on timer count)
Event counter mode	0 0	Count at rising edge	Input signal falling edge
	0 1	Count at falling edge	Input signal rising edge
	1 0	Count at both edges	Input signal falling edge and rising edge
	1 1	Count at both edges	Input signal falling edge and rising edge
Pulse width measurement	0 0	Measure "H" width	Input signal falling edge
mode	0 1	Measure "L" width	Input signal rising edge
	1 0 1 1		Do not select.

Table 4.1 Function of CNTRo active edge switch bits

Note: Set bit 7 to "0" in pulse width measurement mode.



Timer X control register 2

	b	Name	Functions	After reset	RW
	0	Timer X output 2 selection bit	0: Pin P37 = I/O port	0	RW
		(P37)	1: Pin P37 = Timer X output 2		
	1	Timer X output 2 active edge	0: Start at "L" output	0	RW
		switch bit	1: Start at "H" output		
	2	Timer X dividing frequency	b3 b2	0	RW
		selection bits	0 0: 1/16 × φSOURCE		
	3		0 1: 1/1 × φSOURCE	0	RW
			1 0: 1/2 × φSOURCE		
			1 1: 1/256 × φSOURCE		
			φSOURCE :		
			f(XIN) (frequency/2, 4 or 8 mode)		
			f(Xcin) (low-speed mode)		
			f(OCO)/4 (on-chip oscillator mode)		
	4	Trigger for IGBT input control bit	0: Noise filter sampling clock × 1	0	R٧
			External trigger delay time ×1		
			1: Noise filter sampling clock × 2		
			External trigger delay time ×2		
L	5	The values are "0" at reading. If w	riting to these bits, write "0".	0	RC
i	6			0	RC
	7			0	RC

Fig. 4.35 Structure of Timer X control register 2






Fig. 4.36 Structure of Compare register 1, 2, 3 (high-order, low-order)









Timer Y mode register

	b	Name	Functions	After reset	R٧
	0	Real time port control bit	b1 b0	0	R۷
			0 0: Real time port function of pins P46/RTP0, P47/RTP1 invalid		
	1		0 1: Do not select	0	RV
			1 0: Do not select		
			1 1: Real time port function of pins P46/RTP0, P47/RTP1		
			valid		
	2	RTP ₀ data for real time port	0: "L" output from pin P46/RTPo	0	R۷
			1: "H" output from pin P46/RTP0		
	3	RTP1 data for real time port	0: "L" output from pin P47/RTP1	0	R۷
			1: "H" output from pin P47/RTP1		
	4	Timer Y operation mode bits	b5 b4	0	R۷
			0 0: Timer mode		
· · · · · · · · · · · · · · · · · · ·	5		0 1: Period measurement mode	0	R۷
			1 0: Event counter mode		
			1 1: Pulse width HL continuous measurement mode		
	6	CNTR1 active edge switch bit	Depends on timer Y operation mode	0	R۷
	L		(Refer to table 4.2 below)		
L	7	Timer Y count stop bit	0: Count	0	RV
			1: Stop count		

Fig. 4.38 Structure of timer Y mode register

Table 4.2 Function of CNTR1 active edge switch bit

Timer Y operation mode	Set value	Timer function/CNTR1 pin function	CNTR1 Interrupt request occurrence source
Timer mode	"0"		CNTR1 input signal falling edge
		External interrupt pin	(No influence on timer count)
	"1"		CNTR1 input signal rising edge
			(No influence on timer count)
Period measurement	"0"	Measure the period from falling	Input signal falling edge
mode		edge to falling edge	
	"1"	Measure the period from rising	Input signal rising edge
		edge to rising edge	
Event counter mode	"0"	Count at rising edge	Input signal falling edge
	"1"	Count at falling edge	Input signal rising edge
Pulse width HL continuous	"0"	Measure "H" and "L" pulse widths	Input signal falling and rising edges
measurement mode	"1"		





Г

b7 b6 b5 b4 b3 b2 b1 b 0 0 0 0		r Y control register (TYCON) [address 0039h]		
	b	Name	Functions	After reset	RV
	0	Timer Y write control bit	0: Write value to latch and timer simultaneously 1: Write value to latch only	0	RV
	1	Timer Y count source selection bit	0: Frequency divider output 1: f(XCIN)	0	RV
	2	Timer Y frequency division selection bits	b3 b2 0 0: 1/16 × ∳SOURCE	0	RV
	3		0 1: 1/1 × \$\$OURCE 1 0: 1/2 × \$\$OURCE 1 1: 1/256 × \$\$OURCE \$\$OURCE: \$\$(XIN) (frequency/2, 4, or 8 mode) \$\$(XCIN) (low-speed mode) \$\$(OCO)/4 (on-chip oscillator mode)	0	RV
	4	The values are "0" at reading. If v	vriting to these bits, write "0".	0	RC RC
	6	4		0	RC
 	7	1		0	RC

Fig. 4.39 Structure of timer Y control register










Fig. 4.41 Structure of CPU mode register



b7 b6	b5 b4 b3 b2 b1 b0	1	rupt request register 1 (IREC	Q1) [address 003Ch]		
		۔ 	· · · · · ·	·····		
		b	Name	Functions	After reset	RW
	L	0	INTo interrupt request bit	0: No interrupt request issued	0	RW
				1: Interrupt request issued		(Not
		1	INT1 interrupt request bit	0: No interrupt request issued	0	RW
				1: Interrupt request issued		(Not
		2	INT2/Key input interrupt	0: No interrupt request issued	0	RW
			request bit	1: Interrupt request issued		(Note
		3	CNTRo interrupt request bit	0: No interrupt request issued	0	RW
				1: Interrupt request issued		(Note
		4	Timer X interrupt request bit	0: No interrupt request issued	0	RW
				1: Interrupt request issued		(Note
	L	5	Timer 1 interrupt request bit	0: No interrupt request issued	0	RW
				1: Interrupt request issued		(Note
- L-		6	Timer 2 interrupt request bit	0: No interrupt request issued	0	RW
				1: Interrupt request issued		(Note
L		· 7	Timer 3 interrupt request bit	0: No interrupt request issued	0	RW
				1: Interrupt request issued		(Note

Fig. 4.42 Structure of Interrupt request register 1




Fig. 4.43 Structure of Interrupt request register 2



b7 b6 b5 b4 b3 b2 b1 b0	Inter	rupt control register 1 (ICON	l1) [address 003Eh]		
	b	Name	Functions	After reset	RW
	0	INT₀ interrupt enable bit	0: Interrupt disabled 1: Interrupt enabled	0	RW
	1	INT1 interrupt enable bit	0: Interrupt disabled 1: Interrupt enabled	0	RW
	2	INT₂/Key input interrupt enable bit	0: Interrupt disabled 1: Interrupt enabled	0	RW
L	- 3	CNTRo interrupt enable bit	0: Interrupt disabled 1: Interrupt enabled	0	RV
L	4	Timer X interrupt enable bit	0: Interrupt disabled 1: Interrupt enabled	0	RV
	5	Timer 1 interrupt enable bit	0: Interrupt disabled 1: Interrupt enabled	0	RV
	6	Timer 2 interrupt enable bit	0: Interrupt disabled 1: Interrupt enabled	0	RV
L	7	Timer 3 interrupt enable bit	0: Interrupt disabled 1: Interrupt enabled	0	RV

Fig. 4.44 Structure of Interrupt control register 1

b7 b6 b5 b	4 b3 b2 b1 b0	1	rupt control register 2 (ICON	2) [address 003Fh]				
		1		,				
		b	Name	Functions	After reset	RW		
		0	Timer 4 interrupt enable bit	0: Interrupt disabled	0	R٧		
				1: Interrupt enabled				
		1	Serial I/O1 receive interrupt	0: Interrupt disabled	0	R٧		
			enable bit	1: Interrupt enabled				
	l	2	Serial I/O1 transmit interrupt	0: Interrupt disabled	0	RW		
			enable bit	1: Interrupt enabled				
	L	3	Serial I/O2 receive interrupt	0: Interrupt disabled	0	RW		
			enable bit	1: Interrupt enabled				
		4	Serial I/O2 transmit interrupt	0: Interrupt disabled	0	RW		
			enable bit	1: Interrupt enabled				
		5	Timer Y/CNTR1 interrupt	0: Interrupt disabled	0	RW		
			enable bit	1: Interrupt enabled				
i		6	AD conversion interrupt	0: Interrupt disabled	0	RW		
			enable bit	1: Interrupt enabled				
L		7	If writing to this bit, write "0". Do not write "1" to this bit.					

Fig. 4.45 Structure of Interrupt control register 2




LCD display RAM


	bit	7	6	5	4	3	2	1	0	After reset	RW
address	address		COM ₃ COM ₂		COM1 COM0		COM3 COM2		COMo	After reset	RW
0040h	LRAM0	SEG1			SEG ₀				Undefined	RW	
0041h	LRAM1	SEG3				SEG ₂				Undefined	RW
0042h	LRAM2	SEG₅				SEG4			Undefined	RW	
0043h	LRAM3	SEG7				SEG6			Undefined	RW	
0044h	LRAM4	SEG9				SEG8			Undefined	RW	
0045h	LRAM5	SEG11			SEG10				Undefined	RW	
0046h	LRAM6	SEG13			SEG12			Undefined	RW		
0047h	LRAM7	SEG15				SEG14				Undefined	RW
0048h	LRAM8	SEG17				SEG16				Undefined	RW
0049h	LRAM9	SEG19				SEG18				Undefined	RW
004Ah	LRAM10	SEG21				SEG20				Undefined	RW
004Bh	LRAM11	SEG23			SEG22			Undefined	RW		

Fig. 4. 46 LCD display RAM



D7 D6 D	5 b4 b3 b2 b1 b0					
	0	=las	h memory control register 0	(FMCR0) [address 0FE0h]		
		_				
		b		Functions	After reset	RW
		- 0	RY/BY status flag	0: Busy (During automatic writing/erasing) 1: Ready	1	RC
		1	CPU rewrite mode select	0: CPU rewrite mode invalid	0	R۷
		-1	bit (Note 1)	1: CPU rewrite mode valid		
		2	User block 1 E/W enable bit	0: E/W disabled (1800h - 7FFFh)	0	RV
			(Notes 1, 2)	1: E/W enabled (1800h - 7FFFh)		
		3	Flash memory reset bit	0: Flash memory in operation	0	RV
			(Notes 3, 4)	1: Flash memory reset		
	i	- 4	If writing to this bit, write "0". Do	not write "1".	0	RV
		5	User ROM area select bit	0: Access to boot ROM area	0	RV
			(Note 5)	1: Access to user ROM area		
		6	Program status flag	0: Ends normally	0	RC
				1: Ends in error		
<u>.</u>		- 7	Erase status flag	0: Ends normally	0	RC
				1: Ends in error		
	No	otes.	1. In order to set this bit to "1",	write this bit to "1" continuously after writing "0".		
			In order to set this bit to "0",	write this bit to "0".		
			2. This bit can be written only w	hen the CPU rewrite mode select bit is set to "1".		
			3. The flash memory can be res	et only when the CPU rewrite mode select bit (bit 1) is se	t to "1".	
				PU rewrite mode select bit is set to "0".		
			4 When this hit is set to "1" (res	et the flash memory control circuit), access to the flash m	emory	
			is impossible for 10 μs.		loniory	
			5. Write to this bit by program or	T LITE RAIM.		










Fig.4.48 Structure of Flash memory control register 2






b7 b6 b5 b4 b3 b2 b1 b0					
0	PULI	_ register (PULL) [address 0F	F0h]		
	b	Name	Functions	After reset	RV
	- 0	P3o to P33 pull-up control bit	0: No pull-up 1: Pull-up	0	RV
	- 1	P34 to P37 pull-up control bit	0: No pull-up 1: Pull-up	0	RV
	- 2	P40 to P43 pull-up control bit	0: No pull-up 1: Pull-up	0	RV
L	- 3	P44 to P47 pull-up control bit	0: No pull-up 1: Pull-up	0	RV
L	4	P50 to P53 pull-up control bit	0: No pull-up 1: Pull-up	0	RV
	5	P54 to P57 pull-up control bit	0: No pull-up 1: Pull-up	0	RV
L	6	P60 to P62 pull-up control bit	0: No pull-up 1: Pull-up	0	RV
	- 7	The value is "0" at reading. If wr	iting to this bit write "0"	0	RC


Fig. 4.47 Structure of PULL register


b7 b6 b5 b4 b3 b2 b1 b0				
	ART2 control register (UART2CC	DN) [address 0FF1h]		
	0 (
	b Name	Functions	After reset	RW
	0 Character length selection bit	0: 8 bits	0	RW
	(CHAS)	1: 7 bits		
· · · · · · · · · · · · · · · · · · ·	1 Parity enable bit	0: Parity checking disabled	0	RW
	(PARE)	1: Parity checking enabled		
	2 Parity selection bit	0: Even parity	0	RW
	(PARS)	1: Odd parity		
	3 Stop bit length selection bit	0: 1 stop bit	0	RW
	(STPS)	1: 2 stop bits		
	4 P32/TxD2 P-channel output disat	ble In output mode	0	RW
	bit (POFF)	0: CMOS output		
		1: N-channel open drain output		
		In input mode, this bit is invalid.		
	5 The values are "1" at reading. If	writing to these bits, write "1".	1	RO
L	6		1	RO
L	7		1	RO

Fig. 4.48 Structure of UART2 control register













b7 b6 b5 b4 b3 b2 b1 b0					
s	egn	nent output disable register 0	(SEG0) [address 0FF4h]		
	U				
	b	Name	Functions	After reset	RW
	0	Segment output disable bit 0	0: Segment output SEGo	1	RW
			1: Output port P0o		
	1	Segment output disable bit 1	0: Segment output SEG1	1	RW
			1: Output port P01		
	2	Segment output disable bit 2	0: Segment output SEG2	1	RW
			1: Output port P02		
	3	Segment output disable bit 3	0: Segment output SEG3	1	RW
			1: Output port P03		
· · · · · · · · · · · · · · · · · · ·	4	Segment output disable bit 4	0: Segment output SEG4	1	RW
			1: Output port P04		
	5	Segment output disable bit 5	0: Segment output SEG5	1	RW
			1: Output port P0₅		
· · · · · · · · · · · · · · · · · · ·	6	Segment output disable bit 6	0: Segment output SEG6	1	RW
			1: Output port P06		
L	7	Segment output disable bit 7	0: Segment output SEG7	1	RW

Fig. 4.51 Structure of Segment output disable register 0

Segm	ent output disa	ble re	gister 1			
b7 b6	6 b5 b4 b3 b2 b1 b	-				
ĻĻ	<u> </u>	Segn	nent output disable register 1	(SEG1) [address 0FF5h]		
			1	-		
		b	Name	Functions	After reset	RW
	-	0	Segment output disable bit 8	0: Segment output SEG8	1	RW
				1: Output port P10		
		1	Segment output disable bit 9	0: Segment output SEG9	1	RW
				1: Output port P11		
		2	Segment output disable bit 10	0: Segment output SEG10	1	RW
				1: Output port P12		
		3	Segment output disable bit 11	0: Segment output SEG11	1	RW
				1: Output port P13		
	L	4	Segment output disable bit 12	0: Segment output SEG12	1	RW
				1: Output port P14		
	L	5	Segment output disable bit 13	0: Segment output SEG13	1	RW
				1: Output port P15		
		6	Segment output disable bit 14	0: Segment output SEG14	1	RW
i i				1: Output port P16		
L		7	Segment output disable bit 15	0: Segment output SEG ₁₅	1	RW
				1: Output port P17		

Fig. 4.52 Structure of Segment output disable register 1



b7 b6 b5 b4 b3 b2 b1 b0		gister 2			
s literative statements	egn	nent output disable register 2	(SEG2) [address 0FF6h]		
	b	Name	Functions	After reset	RW
	0	Segment output disable bit 16	0: Segment output SEG ₁₆	1	RW
			1: Output port P2o		
	1	Segment output disable bit 17	0: Segment output SEG17	1	R٧
			1: Output port P21		
	2	Segment output disable bit 18	0: Segment output SEG18	1	R۷
			1: Output port P22		
	3	Segment output disable bit 19	0: Segment output SEG19	1	RV
			1: Output port P23		
· · · · · · · · · · · · · · · · · · ·	4	Segment output disable bit 20	0: Segment output SEG20	1	RV
			1: Output port P24		
	5	Segment output disable bit 21	0: Segment output SEG21	1	R۷
			1: Output port P25		
	6	Segment output disable bit 22	0: Segment output SEG22	1	R۷
		(Note)	1: Output port P26		
L	7	Segment output disable bit 23	0: Segment output SEG23	1	R۷
		(Note)	1: Output port P27		

Fig. 4.53 Structure of Segment output disable register 2




Fig. 4.54 Structure of Segment output disable register i (i = 0 to 2)



b7 b6 b5 b4 b3 b2 b1 b0					
	Key i	nput control register (KIC)	[address 0FF7h]		
	b	Name	Functions	After reset	RW
	0	P54 key input control bit	0: Key input interrupt disabled	0	RW
			1: Key input interrupt enabled		
	1	P55 key input control bit	0: Key input interrupt disabled	0	RW
			1: Key input interrupt enabled		
	2	P56 key input control bit	0: Key input interrupt disabled	0	RW
			1: Key input interrupt enabled		
	3	P57 key input control bit	0: Key input interrupt disabled	0	RW
			1: Key input interrupt enabled		
	4	P00 key input control bit	0: Key input interrupt disabled	0	RW
			1: Key input interrupt enabled		
	5	P01 key input control bit	0: Key input interrupt disabled	0	RW
			1: Key input interrupt enabled		
	6	P02 key input control bit	0: Key input interrupt disabled	0	RW
			1: Key input interrupt enabled		
L	7	P03 key input control bit	0: Key input interrupt disabled	0	RW
			1: Key input interrupt enabled		

Fig. 4.55 Structure of Key input control register






Fig. 4.56 Structure of ROM correction address 1 high-order register and ROM correction address 1 low-order register






Fig. 4.57 Structure of ROM correction address 2 high-order register and ROM correction address 2 low-order register









5. Reference

Datasheet 38D2 Group Datasheet (Use the most recent version of the document on the Renesas Technology Website.)

Technical News/Technical Update

(Use the most recent version of the document on the Renesas Technology Website.)



Website and Support

Renesas Technology Corporation website http://www.renesas.com/

Inquiries http://www.renesas.com/inquiry csc@renesas.com

REVISION HISTORY 38D2 Group List of Registers

Rev.	Date		Description
		Page	Summary
1.00	Jan 17, 2007	_	First edition issued
2.00	April 20, 2007	5	Figure 4.6 CPU mode register 2: Notes revised
		27	Figure 4.36 Compare register 1, 2, 3(low-order, high-order): Notes revised
		31	Figure 4.41 CPU mode register: Notes revised
		35, 36	Figures 4.46 to 48 Flash memory control registers added.
4.00	Aug 08, 2007	5	Figure 4.6 CPU mode register 2: Note 1 revised
		29	Figure 4.38 Bits 1 and 0 in timer Y mode register: revised
		31	Figure 4.41 CPU mode register: Notes 4 and 5 added

Notes regarding these materials

1.	This document is provided for reference purposes only so that Renesas customers may select the appropriate
	Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in
	this document.
Ζ.	Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
3.	You should not use the products or the technology described in this document for the purpose of military
	applications such as the development of weapons of mass destruction or for the purpose of any other military
	use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
4.	All information included in this document such as product data, diagrams, charts, programs, algorithms, and
	application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this
	document, please confirm the latest product information with a Renesas sales office. Also, please pay regular
	and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (http://www.renesas.com)
5.	Renesas has used reasonable care in compiling the information included in this document, but Renesas
	assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
6.	When using or otherwise relying on the information in this document, you should evaluate the information in
	light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any
	particular application and specifically disclaims any liability arising out of the application and use of the
7	information in this document or Renesas products. With the exception of products specified by Renesas as suitable for automobile applications, Renesas
1.	products are not designed, manufactured or tested for applications or otherwise in systems the failure or
	malfunction of which may cause a direct threat to human life or create a risk of human injury or which require
	especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication
	transmission. If you are considering the use of our products for such purposes, please contact a Renesas
8.	sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below:
	(1) artificial life support devices or systems
	(2) surgical implantations(3) healthcare intervention (e.g., excision, administration of medication, etc.)
	(4) any other purposes that pose a direct threat to human life
	Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas
	Technology Corp., its affiliated companies and their officers, directors, and employees against any and all
9.	damages arising out of such applications. You should use the products described herein within the range specified by Renesas, especially with respect
	to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation
	characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
10	Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific
	characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and
	injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for
	hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the
1	evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or
11	system manufactured by you. In case Renesas products listed in this document are detached from the products to which the Renesas
1 ''	products are attached or affixed, the risk of accident such as swallowing by infants and small children is very
1	high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment.
12	. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written
10	approval from Renesas. . Please contact a Renesas sales office if you have any questions regarding the information contained in this
13	document, Renesas semiconductor products, or if you have any other inquiries.

© 2007. Renesas Technology Corp., All rights reserved.

ENESAS

Г