Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



3858 Group List of Registers

1. Abstract

This document describes the 3858 Group registers.


2. Introduction

The registers described in this document apply to the following:

MCU: 3858 Group

3. Structure of Register


The following shows an example of a control register structure diagram in this application note and the definitions of the symbols and terms used in the diagram.




*1 Blank : Set to 0 or 1 according to the application. 0 : If necessary, set to 0. : If necessary, set to 1. 1 : This bit is not used in the specific mode or state. Set to either 0 or 1. : Nothing is assigned. *2 : 0 after reset 0 : 1 after reset 1 Undefined : Undefined after reset *3 RW : Read and Write. RO : Read only. When written, the content depends on each bit. WO : Write only. When read, the content is undefined. : When read, the content is undefined. When written, the content depends on each bit.



4. List of Registers











<u>Port Pi</u>					
b7 b6 b5 b4 b3 b2 b1 b0					
000	Por	t Pi (Pi) (i = 3 or 4)			
	[Add	dresses 0006h, 0008h]			
	b	Bit Name	Function	After Reset	RW
	0	Port Pio	In output mode	0	RW
	1	Port Pi1	Write: Port latch	0	RW
· · · · · · · · · · · · · · · · · · ·	2	Port Pi2	Read: Port latch or output of peripheral	0	RW
	3	Port Pi3	functions (Note)	0	RW
	4	Port Pi4	 In input mode 	0	RW
			Write: Port latch		
			Read: Pin value		
	5	When read, the value is 0. If r	necessary, set to 0.	0	RO
	6			0	RO
i	7			0	RO
	Not	e:			
	1	• •	utput value when the shared output function is	selected.	
		P40/CNTR1, P43/INT2/SCMP2	2, P44/INT3/PWM		

Fig. 4.3 Structure of Port Pi (i = 3 or 4)












b7 b6 b5 b4 b3 b2 b1 b0					
	Por	t Pi pull-up control register (Pl	JLLi) (i = 0 to 2)		
	[Ad	dresses 0010h, 0011h, 0012h	l		
	b	Bit Name	Function	After Reset	RW
	0	Port Pi0	0: No pull-up	0	RW
		pull-up control bit ⁽¹⁾	1: Pull-up		
	1	Port Pi1	0: No pull-up	0	RW
		pull-up control bit ⁽¹⁾	1: Pull-up		
	2	Port Pi2	0: No pull-up	0	RW
		pull-up control bit ⁽¹⁾	1: Pull-up		
	3	Port Pi3	0: No pull-up	0	RW
		pull-up control bit ⁽¹⁾	1: Pull-up		
· · · · · · · · · · · · · · · · · · ·	4	Port Pi4	0: No pull-up	0	RW
		pull-up control bit ⁽¹⁾	1: Pull-up		
	5	Port Pi5	0: No pull-up	0	RW
		pull-up control bit ⁽¹⁾	1: Pull-up		
	6	Port Pi6	0: No pull-up	0	RW
		pull-up control bit ⁽¹⁾	1: Pull-up		
i	7	Port Pi7	0: No pull-up	0	RW
		pull-up control bit ⁽¹⁾	1: Pull-up		










7 b6 b5 b4 b3 b2 b1 b0	ial I/O2 control register 1 (SIO	2CON1)		
┹┯┹┯┹┯┹┯┹┯┹	dress 0015h]	200111)		
b	Bit Name	Function	After Reset	RW
0	Internal synchronous clock	b2 b1 b0	0	RW
	selection bits	0 0 0: f(XIN)/8 (f(XCIN)/8 in low-speed mode)		
		0 0 1: f(XIN)/16 (f(XCIN)/16 in low-speed mode)		
1		0 1 0: f(XIN)/32 (f(XCIN)/32 in low-speed mode)	0	RW
		0 1 1: f(XIN)/64 (f(XCIN)/64 in low-speed mode)		
		1 0 0: Not available		
2		1 0 1: Not available	0	RW
		1 1 0: f(XIN)/128(f(XCIN)/128 in low-speed mode)		
		1 1 1: f(XIN)/256(f(XCIN)/256 in low-speed mode)		
3	Serial I/O2 port selection bit	0: P01 and P02 pins: I/O port	0	RW
		1: P01 and P02 pins: SOUT2, SCLK2 signal output		
4	SRDY2 output enable bit	0: P03 pin: I/O port	0	RW
		1: P03 pin: SRDY2 signal output		
5	Transfer direction	0: LSB first	0	RW
	selection bit	1: MSB first		
6	Serial I/O2 synchronous	0: External clock	0	RW
	clock selection bit	1: Internal clock		
7	P01/SOUT2, P02/SCLK2	[Output mode]	0	RW
	P-channel output disable bit	0: CMOS output		
		1: N channel open-drain output		
		In input mode, this bit is invalid.		












Fig. 4.8 Structure of Serial I/O2 control register 2
















h7 h6 h5 h	4 b3 b2 b1 b0					
		S	ial I/O1 control register (SIOC			
ĻĻĻĻ	لبلبلبا		•	,ON)		
		<u> </u>	dress 001Ah]			
		b	Bit Name	Function	After Reset	
		- 0	BRG count source selection	0: f(XIN) (f(XCIN) in low-speed mode)	0	RW
			bit (CSS)	1: f(XIN)/4 (f(XCIN)/4 in low-speed mode)		
		1	Serial I/O1 synchronous clock	[Clock synchronous serial I/O mode]	0	RW
			selection bit (SCS)	0: BRG output divided by 4		
				1: External clock input		
				[UART mode]		
				0: BRG output divided by 16		
				1: External clock divided by 16		
		2	SRDY1 output enable bit	0: Output disabled (P27 pin: I/O port)	0	RW
			(SRDY)	1: Output pin (P27 pin: SRDY1pin)		
	L	- 3	Transmit interrupt source	0: Transmit buffer register has emptied	0	RW
			selection bit	(TBE = 1)		
			(TIC)	1: Transmit shift register operation is completed		
				(TSC = 1)		
		4	Transmit enable bit	0: Transmit disabled	0	RW
			(TE)	1: Transmit enabled		
		5	Receive enable bit	0: Receive disabled	0	RW
			(RE)	1: Receive enabled		
		6	Serial I/O1 mode selection bit	0: UART mode	0	RW
			(SIOM)	1: Clock synchronous serial I/O mode		
		7	Serial I/O1 enable bit	0: Serial I/O1 disabled	0	RW
			(SIOE)	(P24 to P27 pins: I/O port)		
			. ,	1: Serial I/O1 enabled	1	
				(P24 to P27 pins: Serial I/O1 function pin)		

Fig. 4.12 Structure of Serial I/O1 control register



b7 b6 b5 b4 b3 b2 b1 l	00				
111	UA	RT control register (UARTCON	l)		
	[Ad	dress 001Bh]			
	b	Bit Name	Function	After Reset	RW
	0	Character length selection bit	0: 8 bits	0	RW
		(CHAS)	1: 7 bits		
	1	Parity enable bit	0: Parity checking disabled	0	RW
		(PARE)	1: Parity checking enabled		
· · · · · · · · · · · · · · · · · · ·	2	Parity selection bit	0: Even parity	0	RW
		(PARS)	1: Odd parity		
	3	Stop bit length selection bit	0: 1 stop bit	0	RW
		(STPS)	1: 2 stop bits		
	4	P25/TXD P-channel output	[Output mode]	0	RW
		disable bit	0: CMOS output		
		(POFF)	1: N-channel open-drain output		
			In input mode, this bit is invalid.		
	5	When read, the value is 1. If n	ecessary, set to 1.	1	RO
	6			1	RO
L	7			1	RO

Fig. 4.13 Structure of UART control register




Fig. 4.14 Structure of Baud rate generator



b7 b6 b5 b4 b3 b2 b1 b0					
		M control register (PWMCON)		
	[Ad	dress 001Dh]		-	
	b	Bit Name	Function	After Reset	RW
	0	PWM function enable bit	0: PWM disabled	0	RW
			1: PWM enabled		
	1	Count source selection bit	0: f(XIN) (f(XCIN) in low-speed mode)	0	RW
			1: f(XIN)/2 (f(XCIN)/2 in low-speed mode)		
	2	When read, the value is 0. If	necessary, set to 0.	0	RO
	3			0	RO
	4			0	RO
	5			0	RO
L	6			0	RO
L	7			0	RO

Fig. 4.15 Structure of PWM control register




Fig. 4.16 Structure of PWM prescaler

b7 b6 b5 b4 b3 b2 b1 b0			
	PWI	M register (PWM)	
	[Add	dress 001Fh]	
	b	Function	After Reset RW
	0	Set the PWM period.	Undefined RW
	1	The value set in this register is written to both PWM register prelatch	Undefined RW
	2	and PWM register latch simultaneously.	Undefined RW
	3	 When data is written to this register during PWM output, 	Undefined RW
	4	pulses corresponded to the changed value are output from the next period.	Undefined RW
	5	 When this registers is read, the value of PWM register latch is read. 	Undefined RW
	6		Undefined RW
L	7		Undefined RW

Fig. 4.17 Structure of PWM register






Fig. 4.18 Structure of Prescaler 12, Prescaler X, Prescaler Y




Fig. 4.19 Structure of Timer 1

Timer 2				
b7 b6 b5 b4 b3 b2 b1 b0		er 2 (T2) dress 0022h]		
	b	Function	After Reset	RW
	0	Set the count initial value.	1	RW
	1	Timer 2 register counts (n+1) times, where the setting value is n.	1	RW
	2	[Write]	1	RW
	3	 Write to timer 2 latch and timer 2 simultaneously. 	1	RW
	4	[Read]	1	RW
	5	 The content is the count value of timer 2. 	1	RW
	6		1	RW
L	7		1	RW

Fig. 4.20 Structure of Timer 2



b7 b6 b5 b4 b3 b2 b1 b0			
	Fimer X (TX), Timer Y (TY)		
	Addresses 0025h, 0027h]		
	b Function	After Reset	RW
	0 • Set the count initial value.	1	RW
	1 These registers count (n+1) times, where the setting value is n.	1	RW
	2 [Write]	1	RW
	3 • Write to the timer latches and corresponding timers simultaneously.	1	RW
	4 [Read]	1	RW
	5 • The content is the count value of the corresponding timer.	1	RW
	6	1	RW
L	7	1	RW

Fig. 4.21 Structure of Timer X, Timer Y



b7 b6 b5 b4 b3 b2 b1	00				
	Tin	ner XY mode register (TM)			
┖ ╷┛╷┛╷┛╷┛╷┛╷┛╷ ┛		ldress 0023h]			
	b		Function	After Reset	RW
		Timer V en evetien mende hite	b1 b0		RW
	0	Timer X operating mode bits	0 0: Timer mode	0	R V V
	1	4	0 1: Pulse output mode	0	RW
			1 0: Event counter mode	0	R V V
			1 1: Pulse width measurement mode		
	-			0	RW
	2	CNTR ₀ active edge switch bit	Function varies depending on timer X operating mode.	0	RVV
	_		(Refer to Table 4.1)		
	3	Timer X count stop bit	0: Count start	0	RW
			1: Count stop	-	
	4	Timer Y operating mode bits	b5 b4	0	RW
			0 0: Timer mode		
	5		0 1: Pulse output mode	0	RW
			1 0: Event counter mode		
			1 1: Pulse width measurement mode		
-	6	CNTR1 active edge switch bit	Function varies depending on timer Y operating mode.	0	RW
			(Refer to Table 4.2)		
i	7	Timer Y count stop bit	0: Count start	0	RW
			1: Count stop		

Fig. 4.22 Structure of Timer XY mode register

Table 4.1 CNTR₀ active edge switch bit function

Timer X operation mode	Setting value	Timer function selection	CNTRo interrupt request occurrence source
Timer mode	0		CNTRo input signal falling edge
			(No influence on timer count)
	1		CNTRo input signal rising edge
			(No influence on timer count)
Pulse output	0	Pulse output start: "H" output	Output signal falling edge
node	1	Pulse output start: "L" output	Output signal rising edge
Event counter mode	0	Count at rising edge	Input signal falling edge
	1	Count at falling edge	Input signal rising edge
Pulse width	0	Measurement of "H" width	Input signal falling edge
measurement mode	1	Measurement of "L" width	Input signal rising edge

 Table 4.2
 CNTR1 active edge switch bit function

Timer Y operation mode	Setting value	Timer function selection	CNTR1 interrupt request occurrence source
Timer mode	0		CNTR1 input signal falling edge
			(No influence on timer count)
	1		CNTR1 input signal rising edge
			(No influence on timer count)
Pulse output	0	Pulse output start: "H" output	Output signal falling edge
node	1	Pulse output start: "L" output	Output signal rising edge
Event counter mode	0	Count at rising edge	Input signal falling edge
	1	Count at falling edge	Input signal rising edge
Pulse width	0	Measurement of "H" width	Input signal falling edge
measurement mode	1	Measurement of "L" width	Input signal rising edge



b7 b6 b5 b4 b	3 b2 b1 b0					
		Tim	er Z1 mode register (TZ1M)			
			dress 0028h]			
		b		Function	After Reset	RW
		0	Timer Z1 operating mode bits	b2 b1 b0	0	RW
		-	······ _·	0 0 0: Timer/Event counter mode	-	
				0 0 1: Pulse output mode		
		1		0 1 0: Pulse period measurement mode	0	RW
				0 1 1: Pulse width measurement mode		
				1 0 0: Programmable waveform generating mode		
		2		1 0 1: Programmable one-shot generating mode	0	RW
				1 1 0: Not available		
				1 1 1: Not available		
		3	Timer Z1 write control bit	0: Write to both the latch and the timer simultaneously	0	RW
				1: Write to the latch only		
		4	Output level latch	0: "L" output	0	RW
				1: "H" output		
		5	CNTR ₂ active edge switch bit	Function varies depending on timer Z1 operating mode.	0	RW
				(Refer to Table 4.3)		
L		6	Timer Z1 count stop bit	0: Count start	0	RW
				1: Count stop		
L		7	Timer mode/Event counter mode	0: Timer mode	0	RW
			switch bit (Note)	1: Event counter mode		


Fig. 4.23 Structure of Timer XY mode register


Table 4.3	CNTR ₂ active edge switc	h bit function
	ONTINZ dolive euge swill	


Timer Z1 operation mode	Setting value	Timer function selection	CNTR2 interrupt request occurrence source
Timer mode	0		CNTR2 input signal falling edge
			(No influence on timer count)
	1		CNTR2 input signal rising edge
			(No influence on timer count)
Event counter mode	0	Count at rising edge	Input signal falling edge
	1	Count at falling edge	Input signal rising edge
Pulse output mode	0	Pulse output start: "H" output	Output signal falling edge
	1	Pulse output start: "L" output	Output signal rising edge
Pulse period	0	Falling: Measurement b/w falling edges	Input signal falling edge
measurement mode	1	Rising: Measurement b/w rising edges	Input signal rising edge
Pulse width	0	Measurement of "H" width	Input signal falling edge
measurement mode	1	Measurement of "L" width	Input signal rising edge
Programmable	0	After "L" output start,	Output signal falling edge
one-shot		"H" one-shot pulse output	
generating mode	1	After "H" output start,	Output signal rising edge
		"L" one-shot pulse output	



07 b6 b5 b4 b3 b2 b1 b0	er Z1 high-order register (TZ1H), Timer Z1 lc dresses 002Ah, 0029h] Function		
		After Reset	-
	 Set the count initial value. These registers count (n+1) times, where the set 	ting value is n	RW
	[Write]	1	RW
	Depending on timer Z1 write control bit, these regis	sters operate as follows.	RW
	0: Write to both timer Z1 latch and timer Z1 simul	taneously. 1	RW
	1: Write to timer Z1 latch only.	1	RW
	Write to these registers in order from low-order to h	5	RW
	This operation is not affected by timer Z1 stop cont [Read]	roi dit. 1	RW
L	The content is the count value of timer Z1.	1	RW
	Read from these registers in order from high-order	to low-order	









b7 b6 b5 b4 b3 b2 b1 b0					
	Tim	er Z2 mode register (TZ2M)			
┕╤┹╤┹╤┹╤┹╤┹╤┹	[Ad	dress 002Bh]			
	b	Bit Name	Function	After Reset	RW
		Timer Z2 operating mode bits	b2 b1 b0	0	RW
	Ũ		0 0 0: Timer/Event counter mode	Ŭ	
			0 0 1: Pulse output mode		
	1		0 1 0: Pulse period measurement mode	0	RW
			0 1 1: Pulse width measurement mode	-	
			1 0 0: Programmable waveform generating mode		
	2		1 0 1: Programmable one-shot generating mode	0	RW
			1 1 0: Not available		
			1 1 1: Not available		
	3	Timer Z2 write control bit	0: Write to both the latch and the timer simultaneously	0	RW
			1: Write to the latch only		
	4	Output level latch	0: "L" output	0	RW
			1: "H" output		
	5	CNTR ₃ active edge switch bit	Function varies depending on timer Z2 operating mode.	0	RW
			(Refer to Table 4.4.)		
	6	Timer Z2 count stop bit	0: Count start	0	RW
			1: Count stop		
L	7	Timer mode/Event counter mode	0: Timer mode	0	RW
		switch bit (Note)	1: Event counter mode		


Fig. 4.26 Structure of Timer Z2 mode register

Table 4.4	CNTR3 active edge	switch bit function
	On this douve edge	Switch bit fullotion

Timer Z2 operation mode	Setting value	Timer function selection	CNTR3 interrupt request occurrence source
Timer mode	0		CNTR₃ input signal falling edge
			(No influence on timer count)
	1		CNTR3 input signal rising edge
			(No influence on timer count)
Event counter mode	0	Count at rising edge	Input signal falling edge
	1	Count at falling edge	Input signal rising edge
Pulse output mode	0	Pulse output start: "H" output	Output signal falling edge
	1	Pulse output start: "L" output	Output signal rising edge
Pulse period	0	Falling: Measurement b/w falling edges	Input signal falling edge
measurement mode	1	Rising: Measurement b/w rising edges	Input signal rising edge
Pulse width	0	Measurement of "H" width	Input signal falling edge
measurement mode	1	Measurement of "L" width	Input signal rising edge
Programmable	0	After "L" output start,	Output signal falling edge
one-shot		"H" one-shot pulse output	
generating mode	1	After "H" output start,	Output signal rising edge
		"L" one-shot pulse output	




b7 b6 b5 b4 b3 b2 b1 b0 Timer Time	ource selection register (T12XCSS)
b	Function After Reset RV
0 Timer 12 count sc	
selection bits	0 0 0 0: f(XiN)/2 (f(XciN)/2 in low-speed mode) 0 0 0 1: f(XiN)/4 (f(XciN)/4 in low-speed mode) 0 0 1 0: f(XiN)/8 (f(XciN)/8 in low-speed mode)
1	0 0 1 1: f(XiN)/16 (f(XciN)/16 in low-speed mode) 1 RV 0 1 0 0: f(XiN)/32 (f(XciN)/32 in low-speed mode) 0 1 0 1: f(XiN)/64 (f(XciN)/64 in low-speed mode) 0 1 1 0: f(XiN)/128 (f(XciN)/128 in low-speed mode)
2	0 1 1 1: (Xiii)/125 ((Xciii)/256 in low-speed mode) 1 0 0 0: f(Xiii)/256 (Kciii)/256 in low-speed mode) 1 0 0 0: f(Xiii)/122 (f(Xciii)/512 in low-speed mode) 1 0 0 1: f(Xiii)/1024 (f(Xciii)/1024 in low-speed mode) 1 0 1 0: Not available
3	1 0 1 1: Not available 0 RW 1 1 0 0: Not available 0 RW 1 1 0 1: Not available 0 RW 1 1 0 1: Not available 0 RW 1 1 1: Not available 0 1 1 1 1 1: Not available 0 1 1
4 Timer X count sou selection bits	
5	0 0 1 1: f(XiN)/16 (f(XciN)/16 in low-speed mode) 1 RV 0 1 0 0: f(XiN)/32 (f(XciN)/32 in low-speed mode) 0 1 0 1: f(XiN)/64 (f(XciN)/64 in low-speed mode) 0 1 1 0: f(XiN)/128 (f(XciN)/128 in low-speed mode)
6	0 1 1 1: f(XiN)/256 (f(XciN)/256 in low-speed mode) 1 0 0 0: f(XiN)/512 (f(XciN)/512 in low-speed mode) 1 0 0 1: f(XiN)/1024 (f(XciN)/1024 in low-speed mode) 1 0 1 0: f(XciN)
7	1 0 1 1: Not available 0 RW 1 1 0 0: Not available 0 RW 1 1 0 1: Not available 0 1 1 1 1: Not available 0 1 1 1 1: Not available 0 1 1 1 1: Not available 0 1





7 b6 b5 b4 b3 b2 b1 b0 Timer Y, Z1 [Address 00	count source selection register (TYZ1CSS) 2Fh1
b	Function After Reset RV
	count source b3 b2 b1 b0 1 RV
selection	
1	0 0 1 :f(XiN)/16 (f(XciN)/16 in low-speed mode) 1 RV 0 1 0 :f(XiN)/32 (f(XciN)/32 in low-speed mode) 1 0 1 0 1 :f(XiN)/64 (f(XciN)/64 in low-speed mode) 1 0 1 0 :f(XiN)/128 (f(XciN)/128 in low-speed mode) 1 1 1 1 :f(XiN)/128 (f(XciN)/128 (f(XciN)/128 in low-speed mode) 1 1 1 1 :f(XiN)/128 (f(XciN)/128
2	0 1 1 1: f(XiN)/256 (f(XciN)/256 in low-speed mode) 0 RV 1 0 0 0: f(XiN)/512 (f(XciN)/512 in low-speed mode) 1 0 0 1: f(XiN)/1024 (f(XciN)/1024 in low-speed mode) 1 0 1 0: f(XciN)
3	1 0 1 1: Not available 0 RW 1 1 0: Not available 1 1 0 1: Not available 1 1 1: Not available 1 1: Not available 1: N
4 Timer Z1 selection	count source b7 b6 b5 b4 1 RV
5	0 0 1 1: f(XiN)/16 (f(XciN)/16 in low-speed mode) 1 RV 0 1 1: f(XiN)/16 (f(XciN)/16 in low-speed mode) 1 RV 0 1 0: f(XiN)/32 (f(XciN)/32 in low-speed mode) 1 RV 0 1 0: f(XiN)/64 (f(XciN)/64 in low-speed mode) 1 0 0 1 0: f(XiN)/64 (f(XciN)/64 in low-speed mode) 1 0 1 0: f(XiN)/128 (f(XciN)/128 in low-speed mode) 1
6	0 1 1 1: f(XiN)/256 (f(XCiN)/256 in low-speed mode) 1 0 0 0: f(XiN)/512 (f(XCiN)/512 in low-speed mode) 1 0 0 1: f(XiN)/1024 (f(XCiN)/1024 in low-speed mode) 1 0 1 0: f(XCiN)
7	1 0 1 1: Not available 0 RV 1 1 0: Not available 1 1 0 1: Not available 1 1 1 0: Not available 1 1 0: Not available 1 1 1: Not available 1 1: Not available








Fig. 4.29 Structure of Timer Z2 count source selection register








Fig. 4.30 Structure of AD control register









b7 b6 b5 b4 b3 b2 b1 b0					
000	Inte	errupt source selection regist	ter (INTSEL)		
		dress 0036h]	· · · ·		
	b	Bit Name	Function	After Reset	RW
	- 0	INT ₃ /Serial I/O2 interrupt	0: INT3 interrupt	0	RW
		source selection bit	1: Serial I/O2 interrupt		
	- 1	TimerZ1/CNTR2 interrupt	0: Timer Z1 interrupt	0	RW
		source selection bit	1: CNTR2 interrupt		
	- 2	TimerZ2/CNTR3 interrupt	0: TimerZ2 interrupt	0	RW
		source selection bit	1: CNTR3 interrupt		
	- 3	CNTR0/CNTR2 interrupt	0: CNTRo interrupt	0	RW
		source selection bit	1: CNTR2 interrupt		
	4	CNTR1/CNTR3 interrupt	0: CNTR1 interrupt	0	RW
		source selection bit	1: CNTR3 interrupt		
	5	When read, the value is 0. If ne	ecessary, set to 0.	0	RO
· · · · · · · · · · · · · · · · · · ·	6			0	RO
L	7			0	RO

Fig. 4.32 Structure of Interrupt source selection register




Fig. 4.33 Structure of MISRG



b7 b6 b5 b4 b3 b2 b1 b0					
	Wa	tchdog timer control register (\	NDTCON)		
	[Ad	dress 0039h]			
	b	Bit Name	Function	After Reset	RW
	- 0	Watchdog timer H	-	1	RC
	1	(for read-out of high-order 6 bits)		1	RC
	2			1	RC
	3			1	RC
	4			1	RC
	5			1	RC
	6	STP instruction function	0: Enter to stop mode by execution of STP instruction	0	RW
		selection bit	1: Internal reset by execution of STP instruction		
L	7	Watchdog timer H	0: Watchdog timer L underflow	0	RW
		count source selection bit	1: f(XIN)/16 (f(XCIN)/16 in low-speed mode)		









b7 b6 b5 b4 b3 b2 b1 b0	1				
		errupt edge selection register	(INTEDGE)		
	[Ad	dress 003Ah]			_
	b	Bit Name	Function	After Reset	RW
	0	INTo active edge selection bit	0: Falling edge active	0	RW
			1: Rising edge active		
	1	INT1 active edge selection bit	0: Falling edge active	0	RW
			1: Rising edge active		
	2	INT ₂ active edge selection bit	0: Falling edge active	0	RW
		_	1: Rising edge active		
	2	INT3 active edge selection bit	0: Falling edge active	0	RW
		_	1: Rising edge active		
	4	When read, the value is 0. If nec	essary, set to 0.	0	RO
	5	1		0	RO
	6	1		0	RO
L	7	1		0	RO

Fig. 4.35 Structure of Interrupt edge selection register







b7 b6 b5 b4 b3 b2 b1	-					
	Int	errupt request register 1 (IRE	Q1)			
	[Ac	[Address 003Ch]				
	b	Bit Name	Function	After Reset	RW	
	0	INTo interrupt request bit	0: No interrupt request issued	0	RW	
			1: Interrupt request issued		(Note	
	1	Timer Z1/CNTR2 interrupt	0: No interrupt request issued	0	RW	
		request bit	1: Interrupt request issued		(Note	
· · · · · · · · · · · · · · · · · · ·	2	INT1 interrupt request bit	0: No interrupt request issued	0	RW	
			1: Interrupt request issued		(Note	
	3	INT2 interrupt request bit	0: No interrupt request issued	0	RW	
			1: Interrupt request issued		(Note	
· · · · · · · · · · · · · · · · · · ·	4	INT ₃ /Serial I/O2 interrupt	0: No interrupt request issued	0	RW	
		request bit	1: Interrupt request issued		(Note	
	5	Timer Z2/CNTR3 interrupt	0: No interrupt request issued	0	RW	
		request bit	1: Interrupt request issued		(Note	
	6	Timer X interrupt request bit	0: No interrupt request issued	0	RW	
			1: Interrupt request issued		(Note	
i	7	Timer Y interrupt request bit	0: No interrupt request issued	0	RW	
			1: Interrupt request issued		(Note	

Fig. 4.37 Structure of Interrupt request register 1




Fig. 4.38 Structure of Interrupt request register 2



b7 b6 b5 b4 b3 b2 b1 b0					
	Inte	errupt control register 1 (ICO	N1)		
┖┯┹┯┹┯┹┯┹┯┹┯┹					
		dress 003Eh]			
	b	Bit Name	Function	After Reset	
	0	INT ₀ interrupt enable bit	0: Interrupt disabled	0	RW
			1: Interrupt enabled		
	1	Timer Z1/CNTR2 interrupt	0: Interrupt disabled	0	RW
		enable bit	1: Interrupt enabled		
· · · · · · · · · · · · · · · · · · ·	2	INT1 interrupt enable bit	0: Interrupt disabled	0	RW
			1: Interrupt enabled		
	3	INT2 interrupt enable bit	0: Interrupt disabled	0	RW
			1: Interrupt enabled		
	4	INT3/Serial I/O2 interrupt	0: Interrupt disabled	0	RW
		enable bit	1: Interrupt enabled		
L	5	Timer Z2/CNTR3 interrupt	0: Interrupt disabled	0	RW
		enable bit	1: Interrupt enabled		
	6	Timer X interrupt enable bit	0: Interrupt disabled	0	RW
			1: Interrupt enabled		
L	7	Timer Y interrupt enable bit	0: Interrupt disabled	0	RW
			1: Interrupt enabled		

Fig. 4.39 Structure of Interrupt control register 1




Fig. 4.40 Structure of Interrupt control register 2



5. Reference

Datasheet 3858 Group Datasheet The latest version can be downloaded from the Renesas Technology website.

Technical News/Technical Update

The latest information can be downloaded from the Renesas Technology website.



Website and Support

Renesas Technology Corporation website

http://www.renesas.com/

Inquiries

http://www.renesas.com/inquiry csc@renesas.com

Revision Record

		Description	
Rev.	Date	Page	Summary
1.00	Mar 27, 2007	—	First edition issued

Notes regarding these materials

- 1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.
- Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
 You should not use the products or the technology described in this document for the purpose of military
- 3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
- 4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (http://www.renesas.com)
- 5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
- 6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.
- 7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
- Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below:
 (1) artificial life support devices or systems
 - (2) surgical implantations

KENESAS

- (3) healthcare intervention (e.g., excision, administration of medication, etc.)
- (4) any other purposes that pose a direct threat to human life

Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.

- 9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
- 10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by vou.
- 11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment.
- 12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.
- 13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.

© 2007. Renesas Technology Corp., All rights reserved.