Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



3823 Group List of Registers

1. Abstract

The following article introduces and shows the SFR registers of the 3823 Group.


2. Introduction

The explanation of this issue is applied to the following MCU:

Applicable MCU: 3823 Group

3. Structure of Register

The following is an example of the SFR register structure figure used in this application note and definitions of codes or abbreviations used in this figure are explained below.



*3 RW

RO

WO


- : Read enabled. Write enabled.
 - : Read enabled. This value depends on each bit at writing.
 - : Write enabled. Undefined at reading.
 - : Undefined at reading. This value depends on each bit at writing.



4. List of Registers

b7 b6 b5 b4 b3 b2 b1 b0		Pi register (Pi) (i = 0 to 2 resses 0000h, 0002h, 00			
	b	Name	Functions	After reset	RW
	0	Port Pio	 In output mode 	Undefined	RW
	1	Port Pi1	Write •••••• Port latch	Undefined	RW
	2	Port Pi2	Read ••••••• Port latch or output of peripheral functions (Note)	Undefined	RW
· · · · · · · · · · · · · · · · · · ·	3	Port Pi3		Undefined	RW
	4	Port Pi4	In input mode	Undefined	RW
	5	Port Pis	Write •••••• Port latch	Undefined	RW
	6	Port Pi6	Read ••••••• Value of pin	Undefined	RW
	7	Port Piz		Undefined	RW
Ν	ote:	The output value is read	I when shared output function is selected at the	following ports	S.

Fig. 4.1 Structure of Port Pi register (i = 0 to 2, 5 to 6)









Fig. 4.3 Structure of Port Pi direction register (i = 0, 1)





b7 b6 b5 b4 b3 b2 b1 b0					
	Port I	P4 register (P4)			
	addr	ess 0008h]			
	b	Name	Functions	After reset	RW
L	0	Port P40	The value is the value of the pin at reading. If writing to this bit, write "0".	Undefined	RO
	1	Port P41	 In output mode 	Undefined	RW
	2	Port P42	Write •••••• Port latch	Undefined	RW
	3	Port P43	Read ••••••• Port latch or output of	Undefined	RW
	4	Port P44	peripheral functions (Note)	Undefined	RW
	5	Port P45	In input mode	Undefined	RW
	- 6	Port P46	Write •••••• Port latch	Undefined	RW
L	- 7	Port P47	Read ••••••• Value of pin	Undefined	RW

Fig. 4.5 Structure of Port P4 register




Fig. 4.6 Structure of Port P4 direction register








Fig.4.7 Structure of Port P7 register







Structure of ROM correction address 1 high-order register, ROM correction address 1 low-order register Fig.4.9




Fig.4.10 Structure of ROM correction address 2 high-order register, ROM correction address 2 low-order register










Fig.4.11 Structure of ROM correction enable register





















Fig. 4.15 Structure of Serial I/O status register



b6 b5 b4 b3 b2		ial I/O control register (SIOCON))			
┕╤┸╤┸╤┸╤┚		dress 001Ah]				
	- 1 îm	Name	Functions	After reset	RW	
	(BRG count source selection bit (CSS)	0 : f(XIN) (f(SUB) in low-speed Mode) (Note 1) 1 : f(XIN)/4 (f(SUB)/4 in low-speed Mode) (Note 1)	0	RW	
		selection bit (SCS)		0	RW	
		SRDY, SOUT output enable bit (SRDY)	0 : Output disabled (P47 pin : I/O port) 1 : Output enabled (P47 pin : SRDY, SOUT output) (Note 2)	0	RW	
	;	Transmit interrupt source selection bit (TIC)	 0 : When the transmit buffer has become empty (TBE=1) 1 : When transmit shift operation is completed (TSC=1) 	0	RW	
	4	Transmit enable bit (TE)	0 : Transmission disabled 1 : Transmission enabled	0	RW	
	{	Receive enable bit (RE)	0 : Reception disabled 1 : Reception enabled	0	RW	
	(Serial I/O mode selection bit (SIOM)	0 : UART Mode 1 : Clock synchronous serial I/O Mode	0	RW	
		Serial I/O enable bit (SIOE)	0 : Serial I/O disabled (Pins P44 to P47 : I/O ports) 1 : Serial I/O enabled (Pins P44 to P47 : Serial I/O pins)	0	RW	
	Note		ation frequency in low-speed mode and show	vs the oscill	ation fr	
		of XCIN or on-chip oscillato	r. ut, set the synchronous serial I/O output pin s	oloction hit		
			expansion register (0030h)) to "1".			
			on while selecting Sout, set transmit enable	bit and		
		SRDY, SOUT output enable	bit to "0".			
		÷ .	ut, set synchronous serial I/O output pin select expansion register (0030h)) to "0".	tion bit		

Fig. 4.16 Structure of Serial I/O control register



المجاجبا جاجا والتجالب		control register (UARTCON)			
	b	Name	Functions	After reset	RW
L	0	Character length selection bit (CHAS)	0 : 8 bits 1 : 7 bits	0	RW
· · · · · · · · · · · · · · · · · · ·	1	Parity enable bit (PARE)	0 : Parity checking disabled 1 : Parity checking enabled	0	RW
	2	Parity selection bit (PARS)	0 : Even parity 1 : Odd parity	0	RW
	3	Stop bit length selection bit (STPS)	0 : 1 stop bit 1 : 2 stop bits	0	RW
	4	P45/TxD, P47/SRDY/SOUT P- channel output disable bit (POFF) (Note)	In output mode 0 : CMOS output 1 : N-channel open drain output In input mode, this bit is invalid.	0	RW
	5	The values are "1" at reading.	If writing to these bits, write "1".	1	RO
L	6			1	RO
<u>,</u>	7			1	RO

Fig. 4.17 Structure of UART control register





Fig.4.18 Structure of Baud rate generator



	ime	r X high-order register (TXH) [address 0021h]		
Т	ime	r X low-order register (TXL) [address 0020h]		
	b	Functions	After reset	RW
	0	Set the count initial value. These registers count "n+1" times, when a set value is "n".	1	RW
	1	[At writing] Depending on the timer X write control bit, these registers operate	1	RW
L	2	as follows. •When Timer X write control bit = "0"	1	RW
· · · · · · · · · · · · · · · · · · ·	3	Write value in both timer X latch and timer X simultaneously. •When Timer X write control bit = "1"	1	RW
L	4	Write value in timer X latch only. Write value from TXL to TXH.	1	RW
· · · · · · · · · · · · · · · · · · ·	5	This operation is not affected by the timer X stop control bit. [At reading]	1	RW
	6	The value is the count value of timer X at reading. Read value from TXH to TXL.	1	RW
	7		1	RW






Fig.4.20 Structure of Timer Y high-order register, Timer Y low-order register







Fig.4.21 Structure of Timer 1 register



7 40 45 44 40		1.0			
07 b6 b5 b4 b3					
		Time	r 3 register (T3)		
	1	[add	lress 0026h]		
		b	Functions	After reset	RW
		0	Set the count initial value.	1	RW
		1	This register counts "n+1" times, when the set value is "n".	1	RW
	i	2	[At writing]	1	RW
		3	Write value in both timer 3 latch and timer 3 simultaneously.	1	RW
		4	[At reading]	1	RW
		5	The value is the count value of timer 3 at reading.	1	RW
L		6	1	1	RW
		7		1	RW

Fig.4.23 Structure of Timer 3 register



7 b6 b5 b4 b3 b2 b1 b0	1				
	Time	r X mode register (TXM)			
	[add	ress 0027h]			
	b	Name	Functions	After reset	RW
		Timer X write control bit	0 : Write value in both latch and timer		
	0		simultaneously	0	RW
			1 : Write value in latch only		
	1	Real time port control bit	0 : Real time port function invalid	0	RW
	'	1 : Real time port function valid	1 : Real time port function valid	0	17.64
	2	RTP0 data for real time port	0 : "L" output from P52/RTP0 pin	0	RW
	2		1 : "H" output from P52/RTP0 pin	0	1.1.1
	3	RTP1 data for real time port	0 : "L" output from P53/RTP1 pin	0	RW
	3	3	1 : "H" output from P53/RTP1 pin	0	R V V
L		Timer X operating mode bits	b5 b4	0	RW
	4		0 0 : Timer mode		RVV
			0 1 : Pulse output mode		
	5		1 0 : Event counter mode	0	RW
1			1 1 : Pulse width measurement mode		
1	- 6	CNTR ₀ active edge switch bit	This function changes depending on timer	0	RW
	- 0	_	X operation mode (Refer to Table 4.1)	0	RVV
	-	Timer X stop control bit	0 : Count starts	0	
	/		1 : Count stops	0	RW

Fig.4.24 Structure of Timer X mode register

Table 4.1 CNTR₀ active edge switch bit function

Timer X operation mode	Set value	Timer function/CNTR ₀ pin function	CNTRo Interrupt request occurrence source
Timer mode	"0"		CNTRo input signal falling edge
	"1"	External interrupt pin	(No influence on timer count) CNTR ₀ input signal rising edge (No influence on timer count)
Pulse output mode	"0"	Pulse output start from "H"	Output signal falling edge
	"1"	Pulse output start from "L"	Output signal rising edge
Event counter mode	"0"	Count at rising edge	Input signal falling edge
	"1"	Count at falling edge	Input signal rising edge
Pulse width measurement mode	"0"	Measure "H" pulse width	Input signal falling edge
	"1"	Measure "L" pulse width	Input signal rising edge



o7 b6 b5 b4 b3 b2 b1 b0					
0 0 0 Ti	mer	Y mode register (TYM)			
[4	addr	ess 0028h]			
	b	Name	Functions	After reset	RW
L	0	The values are "0" at reading.	If writing to these bits, write"0".	0	RO
·	1			0	RO
	2			0	RO
	3			0	RO
	4	Time Y operating mode bits	b5 b4	0	RW
	4		0 0 : Timer mode	0	RVV
			0 1 : Period measurement mode		
	5	1 0 : Event counter mode	0		
	5		1 1 : Pulse width HL continuous	0	RW
			measurement mode		
	~	CNTR1 active edge switch bit	This function changes depending on timer	0	
	6	Ũ	Y operation mode (Refer to Table 4.2)	0	RW
	-	Timer Y count stop bit	0 : Count starts	_	D)4/
	1		1 : Count stops	0	RW

Fig.4.25 Structure of Timer Y mode register

Table 4.2 CNTR1 active edge switch bit function

Timer Y operation mode	Set value	Timer function selection	CNTR1 interrupt request occurrence source
Timer mode	"0"	External interrupt pin	CNTR1 input signal falling edge (No influence on timer count)
	"1"	External interrupt pin	CNTR1 input signal rising edge (No influence on timer count)
Period measurement mode	"0"	Measure the period from falling edge to falling edge	Input signal falling edge
	"1"	Measure the period from rising edge to rising edge	Input signal rising edge
Event counter mode	"0" "1"	Count at rising edge Count at falling edge	Input signal falling edge Input signal rising edge
Pulse width HL continuous	"0"	Measure "H" and "L" pulse width	Input signal falling and rising edges
measurement mode	"1"		










Fig.4.26 Structure of Timer 123 mode register










Fig.4.28 Structure of CPU mode expansion register



Temporary data register 0 b7 b6 b5 b4 b3 b2 b1 b0 Temporary data register 0 (TD0) [address 002Ch] Functions b After reset RW 0 DBo data storage RW 0 Ł 1 DB1 data storage 0 RW 2 DB2 data storage 0 RW 3 DB3 data storage 0 RW 4 DB4 data storage 0 RW 5 DB5 data storage 0 RW 6 DB6 data storage 0 RW 0 7 DB7 data storage RW

Fig.4.29 Structure of Temporary data register 0

37 b6 b5	b4 b3	b2 b1 b0				
			ſemp	oorary data register 1 (TD1)		
			[add	ress 002Dh]		
			b	Functions	After reset	RW
			- 0	DBo data storage	0	RW
			- 1	DB1 data storage	0	RW
		<u>.</u>	- 2	DB2 data storage	0	RW
			- 3	DB3 data storage	0	RW
	i		4	DB4 data storage	0	RW
L			5	DB5 data storage	0	RW
i			- 6	DB6 data storage	0	RW
			. 7	DB7 data storage	0	RW


Fig.4.30 Structure of Temporary data register 1


7 b6 b5 b4 b3 b2 b1 b0				
	Temp	porary data register 2 (TD2)		
	[add	ress 002Eh]		
	b	Functions	After reset	RW
	- 0	DBo data storage	0	RW
· · · · · · · · · · · · · · · · · · ·	1	DB1 data storage	0	RW
	2	DB2 data storage	0	RW
	3	DB3 data storage	0	RW
	4	DB4 data storage	0	RW
L	5	DB5 data storage	0	RW
	- 6	DB6 data storage	0	RW
	7	DB7 data storage	0	RW


Fig.4.31 Structure of Temporary data register 2



-7 -6 -6 -4 -6 -6	0 64 60				
57 b6 b5 b4 b3 b2		RF	register (RRF)		
	[8	addı	ress 002Fh]		
		b	Functions	After reset	RW
		0	DBo data storage	0	RW
	L	1	DB1 data storage	0	RW
		2	DB2 data storage	0	RW
		3	DB3 data storage	0	RW
		4	DB4 data storage	0	RW
		5	DB5 data storage	0	RW
L		6	DB6 data storage	0	RW
		7	DB7 data storage	0	RW









A	D co	ontrol register (ADCON)			
[a	ddr	ess 0034h]			
	b	Name	Functions	After reset	RW
		Analog input pin selection	b2 b1 b0		
	0	bits	0 0 0 : P60/AN0	0	RW
			0 0 1 : P61/AN1		
			0 1 0 : P62/AN2		
	1		0 1 1 : P63/AN3	0	RW
			1 0 0 : P64/AN4		
			1 0 1 : P65/AN5		
	2		1 1 0 : P66/AN6	0 RW	RW
			1 1 1 : P67/AN7		
	3	AD conversion completion bit	0 : Conversion in progress	1	RW
	3		1 : Conversion completed	1	(Note)
	4	VREF input switch bit	0 : ON during conversion	0	D\//
	-		1 : Always ON	0	1.1.1
	5	AD external trigger valid bit	0 : A/D external trigger invalid	0	RW
	0		1 : A/D external trigger valid	0	1
		Interrupt source selection bit	0 : Interrupt request at A/D conversion		
L	6		completed	0	RW
			1 : Interrupt request at ADT input falling		

Fig.4.34 Structure of AD control register








Fig.4.35 Structure of AD conversion high-order register










Fig.4.37 Structure of Watchdog timer control register





7 b6 b5 b4 b3 b2 b1 b0					
0	legn	nent output enable register (SE	G)		
[4	addr	ess 0038h]			
	b	Name	Functions	After reset	RW
	0	Segment output enable bit 0	0 : Input port P34 to P37	0	RW
	0		1 : Segment output SEG12 to SEG15	0	
	1	Segment output enable bit 1	0 : I/O port P00, P01	0	RW
			1 : Segment output SEG16, SEG17	U	1.1.1
	2	Segment output enable bit 2	0 : Input port P02 to P07	After reset	RW
	~		1 : Segment output SEG18 to SEG 23		1.00
	- 3	Segment output enable bit 3	0 : I/O port P10, P11	0 0 0 0 0 0	RW
	Ŭ		1 : Segment output SEG24, SEG25		
	4	Segment output enable bit 4	0 : I/W port P12	0	RW
	•		1 : Segment output SEG ₂₆	ů	
	5	Segment output enable bit 5	0 : I/O port P13 to P17	0 0 0 0 0 0 0 0	RW
	Ŭ		1 : Segment output SEG27 to SEG31	0	
L	6	The value is "0" at reading. If	writing to this bit, write "0".	0	RO
	7	If writing to this bit, write "0". I	Do not write "1".	0	RW

Fig.4.38 Structure of Segment output enable register




Fig.4.39 Structure of LCD mode register





7 k0 k5 k4 k0 k0 k4 k0					
o7 b6 b5 b4 b3 b2 b1 b0	Interr	upt edge selection register (IN			
		ess 003Ah]			
	b	Name	Functions	After reset	RW
	0	INTo interrupt edge selection bit	0: Falling edge active 1: Rising edge active	0	RW
L	1	INT1 interrupt edge selection bit	0: Falling edge active 1: Rising edge active	0	RW
L	2	INT2 interrupt edge selection bit	0: Falling edge active 1: Rising edge active	0	RW
	3	INT3 interrupt edge selection bit	0: Falling edge active 1: Rising edge active	0	RW
	4	The values are "0" at reading.	If writing to these bits, write "0".	0	RO
L	5			0	RO
i	6]		0	RO
	7			0	RO

Fig.4.40 Structure of Interrupt edge selection register




Fig.4.41 Structure of CPU mode register





b7 b6 b5 b4 b3 b2 b1	b0				
	Interr	upt request register 1 (IREQ1)			
╤┹╤┹╤┹╤┹╤┹		ess 003Ch]			
	b	Name	Functions	After reset	RW
L-	0	INTo interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	RW (Note)
L	1	INT1 interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	RW (Note)
	2	Serial I/O receive interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	RW (Note)
	3	Serial I/O transmit interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	RW (Note)
	4	Timer X interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	RW (Note)
	5	Timer Y interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	RW (Note)
· · · · · · · · · · · · · · · · · · ·	6	Timer 2 interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	RW (Note)
	7	Timer 3 interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	RW (Note)

Fig.4.42 Structure of Interrupt request register 1




Fig.4.43 Structure of Interrupt request register 2





7 b6 b5 b4 b3 b2 b1 b0					
<u> </u>	ntorr	upt control register 1 (ICON1)			
		ess 003Eh]			DIA
	b	Name	Functions	After reset	RW
	- 0	INT ₀ interrupt enable bit	0 : Interrupt disabled	0	RW
	Ŭ		1 : Interrupt enabled	Ũ	
	4	INT1 interrupt enable bit	0 : Interrupt disabled	0	
	1'		1 : Interrupt enabled	0	R V V
		Serial I/O receive interrupt	0 : Interrupt disabled		-
L	- 2	enable bit	1 : Interrupt enabled	0	RW
		Serial I/O transmit interrupt	0 : Interrupt disabled		
	- 3	enable bit	1 : Interrupt enabled	0	RW RW RW RW RW RW
		Timer X interrupt enable bit	0 : Interrupt disabled		RW
	- 4	Timer X interrupt enable bit	1 : Interrupt enabled	0	
	-	Timer Vinterrunt en oble hit			
	5	Timer Y interrupt enable bit	0 : Interrupt disabled	0	RW
			1 : Interrupt enabled		
	. 6	Timer 2 interrupt enable bit	0 : Interrupt disabled	0	RW
	Ŭ		1 : Interrupt enabled	v	1
	_	Timer 3 interrupt enable bit	0 : Interrupt disabled		-
	- 7		1 : Interrupt enabled	0	RW

Fig.4.44 Structure of Interrupt control register 1

o6 b5 b4 b3 b2 b1 b0					
In	terr	upt control register 2 (ICON2)			
	ddr	ess 003Fh]			
	b	Name	Functions	After reset	RW
·	0	CNTR ₀ interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	RW
L	1 2 ^{Til} 3 ^{IN} 4 ^{IN}	CNTR1 interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	RW
	2	Timer 1 interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	RW
	3	INT2 interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	RW
	4	INT3 interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	RW
	5	Key input interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	RW
	6	ADT/AD conversion interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	RW
	7	If writing to this bit, write "0".	Do not write "1".	0	RW

Fig.4.45 Structure of Interrupt request register 2



LCD display RAM

	bit	7	6	5	4	3	2	1	0	After react	RW
address		COM3	COM2	COM1	COM0	COM3	COM2	COM1	COM0	After reset	RVV
0040h	LRAM0		SE	G1			SE	G0		Undefined	RW
0041h	LRAM1		SE	G3			SE	G2		Undefined	RW
0042h	LRAM2		SE	G5			SE	G4		Undefined	RW
0043h	LRAM3		SE	G7			SE	G6		Undefined	RW
0044h	LRAM4		SE	G9			SE	G8		Undefined	RW
0045h	LRAM5		SE	G11			SE	G10		Undefined	RW
0046h	LRAM6		SE	G13			SE	G12		Undefined	RW
0047h	LRAM7		SE	G15			SE	G14		Undefined	RW
0048h	LRAM8		SE	G17			SE	G16		Undefined	RW
0049h	LRAM9		SE	G19			SE	G18		Undefined	RW
004Ah	LRAM10		SE	G21			SE	G20		Undefined	RW
004Bh	LRAM11		SE	G23			SE	G22		Undefined	RW
004Ch	LRAM12		SE	G25			SE	G24		Undefined	RW
004Dh	LRAM13		SE	G27			SE	G26		Undefined	RW
004Eh	LRAM14		SE	G29			SE	G28		Undefined	RW
004Fh	LRAM15		SE	G31			SE	G30		Undefined	RW

Fig. 4.46 LCD display RAM



5. Reference

Data Sheet 3823 Group Data sheet (Use the most recent version of the document on the Renesas Technology Website.)

Technical News/Technical Update

(Use the most recent version of the document on the Renesas Technology Website.)



Website and Support

Renesas Technology Corporation website http://www.renesas.com/

Inquiries http://www.renesas.com/inquiry csc@renesas.com

REVISION HISTORY

3823 Group List of Registers

Rev.	Date		Description
		Page	Summary
1.00	Jan 10, 2007	—	First edition issued
2.00	Aug 08, 2007	17	Figure 4.28 CPU mode expansion register: Note2 revised
		22	Figure 4.37 Watchdog timer control register: Bit 7 revised
		24	Figure 4.41 CPU mode register: Notes 3 and 4 added



Notes regarding these materials

 This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document. 	e
Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts	
 programs, algorithms, and application circuit examples. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations. 	1
 All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regula and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (http://www.renesas.com) 	
 Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document. 	า
6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.	
7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communicatic transmission. If you are considering the use of our products for such purposes, please contact a Renesas	
 sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above. 8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below (1) artificial life support devices or systems (2) surgical implantations 	N:
 (3) healthcare intervention (e.g., excision, administration of medication, etc.) (4) any other purposes that pose a direct threat to human life Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who)
elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesa Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.	
9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions of damages arising out of the use of Renesas products beyond such specified ranges.	
10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, ar injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.	
 In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from you products. Renesas shall have no liability for damages arising out of such detachment. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written 	
 approval from Renesas. 13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries. 	

© 2007. Renesas Technology Corp., All rights reserved.