

INTRODUCTION

A PLL lock detector is implemented on the following device families: TurboClockII, TurboClockII Plus, TeraClock and Programmable Clock. The output of the lock detector is available on the LOCK pin. The lock circuitry monitors the phase difference between the reference clock REF and the feedback clock FB. The lock signal indicates "Lock", when the clocks REF and FB are phase locked. It is possible for excessive jitter to cause a loss-of-lock indication, even if REF and FB are locked and no system-level errors (i.e. bit errors) are occurring. This application note will describe in detail the operation of the lock detector circuit and provide recommendations to avoid such false loss-of-lock indications caused by excessive jitter.

DESCRIPTION OF LOCK DETECT FLOW CHART

The lock detector can be simplified down to three counters: LCount (lock count), ULCount (unlock count), and ULWindow (observation window). The state transition diagram is shown in figure 1, next page. LCount and ULwindows are clocked by REF. LCount resets to zero when it reaches its maximum count (i.e. 512 for the 5T2010) or if there is a cycle for which $\Delta \phi >$ tlock ϕ . ULWindow resets when it reaches its maximum count (i.e. 256 for 5T2010). ULCount resets when ULWindow resets. ULCount is incremented for every REF cycle for which $\Delta \phi >$ tlock ϕ . If LCount reaches its final value then LOCK is asserted. If ULCount reaches its maximum value, LOCK is de-asserted.

The PLL is defined as locked (LOCK output pin is asserted) if the phase difference between the reference clock REF and the feedback clock FB ($\Delta \varphi$) is less than a predefined value (tlock φ) for LCount consecutive clock cycles. It is defined as out-of-lock (LOCK output pin is de-asserted) if there are more than ULCount occurrences where $\Delta \varphi$ > tlock φ within ULWindow consecutive clock cycles. The values of these three counters and tlock φ are shown in the Phase Difference table below. Note that this is not a sliding window of 'ULWindow' consecutive cycles. At the start of a new ULWindow consecutive cycle window, the ULCount starts from zero (see figure 2).

PHASE DIFFERENCE VALUES

Device Part Number	tlock φ (ps)	LCount (max)	ULCount (max)	ULWindow
TurboClockII: 5V995/5T995/5V9955/5T9955	2.3ns	128	1	128
TurboClockII Plus: 5V996	540ps	512	4	256
TeraClock: 5T9010/5T9110/5T2010/5T2110	540ps	512	4	256
Programmable Clock: 5T9890/5T9891/5T9820/5T9821	540ps	512	4	256

1

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

DECEMBER 2004




Figure 1: Lock Detector State Transition Diagram




Figure 2: Example of Lock Pulse Width

APPLICATION EXAMPLES AND TEST RESULTS

Phase jitter tjit (ϕ) (shown in figure 3) is the deviation in t(ϕ) for a controlled edge with respect to a t(ϕ) mean in a random sample of cycles in accordance to the Jedec spec 65A.




Figure 3: Phase Jitter


 $t(\phi)$ is a random sample

 $t(\phi)$ mean is the average of sample and cycles measured on the controlled edges.

 $tjit(\phi) = |t(\phi) - t(\phi)mean|$

In a real system, excessive phase jitter can be due to poor phase noise in the PLL and/or noise on the power supply. The propagation delay variation caused by the power supply noise in the clock buffer will add to the instantaneous phase shift on the feedback pin of the PLL.

Figure 4 shows a bench setup used to look at the possible effects of jitter on the LOCK pin. The 19.66MHz output of a SMY02 signal generator was used as reference clock for the IDT5T2010. The IDT5T2010 was a 2.5V zero delay buffer that could multiply the frequency by 1-6, 8, 10, or 12, and had 3.3V tolerant inputs. The IDT5T2010 was configured to multiply a 19.66MHz clock input by 3 to generate a 58.98MHz output. Since the input clock was 19.66MHz, 512 cycles equaled 26us.



In order to be able to control the amount of phase noise injected into the clock inputs, a signal generator with phase modulation capabilities was used as the reference clock input in this test. The test setup was used for exercising and observing the LOCK pin behavior. The frequency was set to 19.66MHz with phase modulation from 0 to 2 radians. The part was set to multiply the input frequency by 3 to generate 58.98MHz outputs. The Lecroy Oscilloscope was triggered off the LOCK pin.

The outputs of the LOCK pin with increasing amount of phase modulation are shown in the scope screenshots (figures 5 to 8). The results are summarized in the Test Results table below. The LOCK output is always high when there is less than 0.2 radian or 1.6 ns phase modulated at 19.66MHz. With .5 radian or more of phase modulated at the reference clock REF, the LOCK output went low for 26us (or 512 Ref clock cycles) at 19.66MHz and then came back high, even though the output is still in locked condition (as shown in figure 6). It's important to note that the exact amount of time that LOCK remains low due to excessive phase noise is completely random. Experimentation showed that it tended to go low for 26us, but occasionally it went low for 52us.

TEST RESULTS

Ref Clk Cycle	Input Phase Modulation	Equivalent Phase Shift	Lock Indicator Level
51 ns	0.2 rad	1.62ns	HIGH
51 ns	0.5 rad	4.06ns	HIGH-LOW; LOW cycle ~ 26 us (approximately of 512*51ns)
51 ns	1.0rad	8.12ns	HIGH-LOW; LOW cycle ~ 26 us (approximately of 512*51ns)
51 ns	1.6rad	12.99ns	Switching HIGH-LOW-HIGH
51 ns	2.0	16.24ns	LOW

If the LOCK pin is to be employed as an indication of excessive phase jitter, it can be used as-is. However, to use the LOCK pin as an indication of frequency lock, or some gross clock problem, a glitch filter should be implemented to avoid the false loss-of-lock indication caused by jitter. The glitch filter can be constructed to filter out pulses of the desired duration on the LOCK pin. As seen in the example above, phase noise of greater than 0.2 radians will cause the LOCK pin to temporarily go low for a minimum of 26us. A glitch filter can ignore such temporary LOCK pin conditions. Depending on the desired use of the LOCK pin, the designer can use this filter to adjust the minimum pulse width of LOCK that will be considered as a valid indication of loss-of-lock.

Figure 4: Lab Experiment Setup

For example, if the goal is to use the LOCK signal as an indication of catastrophic failure, the LOCK will need to go low and stay low for a long time, perhaps permanently. In this case, the glitch filter needs to be designed to ignore LOCK unless it's low for a long time. If the goal is to use the LOCK signal as an indication of potential system failure in the near future, then the glitch filter can be set to ignore LOCK unless it's low for a "sufficient" amount of time (such as 100us). Examining the rate that LOCK is going between low and high states can further diagnose unstable system operation. The exact implementation is up to the system designer. Below is a Verilog implementation of a simple glitch filter. Note the counter values in there are just place holders. The exact value will depend on the goal of the glitch filter.

module filter (clock, resetx, lock_from_PLL, system_PLL_lock);

input clock, resetx, lock_from_PLL;

output system_PLL_lock;

reg system_PLL_lock;

integer count;

```
always @(posedge clock)
begin
```

```
if (resetx)
 begin
  case (lock_from_PLL)
  0: // glitch filter of 512 cycles with the lock_from_PLL being low
          begin
           count=count+1;
           if(count=512)
             begin
                    system_PLL_lock=0;
                    count=0:
             end
          end
  1: // lock_from_PLL is high, assert the system_PLL_lock on this cycle, reset filter
          begin
           system_PLL_lock=1;
           count=0;
          end
  endcase // case(lock_from_PLL)
 end // if (resetx)
// synchronous reset
else
 begin
 system_PLL_lock=0;
  count=0:
 end // else: !if(resetx)
```

```
end // always @ (posedge clock)
endmodule//filter
```

PLLLOCKINDICATOR		 		
FLELOGAINDIGAION	ыг		IIC AT	nP.

u na se si se s			an a	a de la companya de l			a iya a di kasa iya	in an
ian i sinalihi silia	a second seco	فالحرور وباستانا بالمغلب استعادت	l pot di mila di por la manemoto arche a dale	alalan da mang dika padhasi kata yang	ganga shunchin di kutur na sa	a Litra a mada ditta a si a tabula bita	an a	a and a set of a set of the set
is ann is suite meil dha pàile a	t bala de antice ana star contañ eran eva tos	a de la calenda de la calen	(with the decision for many sector of the decision of the sector of the sector of the sector of the sector of t	alalan ayan dama a dika garbarin da (sarj)	yan ya sharabin ƙila Laysan as a	si Nyana madadika di yali bibita	de al a la colta participation	n athla de trivels anti
an i siteri fit tilta	t han in ging standard and a ping standard ang ang atas tao	فالجرور ويشطونها أتعقله والمشوي	(pit Andağın) ansarında oyta dığı	di bera-mili mina dila fotbali bali baj	pag pa-sharp the faile of a gas as	stifeses mediatik, sig jatiktik	denti de la colucio de la la bitrat	ng dahla dia anisrinina amin
والبواقي المراجع	Lin-i, gi gani kuran, pirpus pirpus pirpus pirp	ىلەر بەر بەر بەر بەر بەر بەر بەر بەر بەر ب	(ni Andrėjus) ir presimtras (krada)		ten fendensk fin for star ferster e	مان و میروند و میرون میروند و میروند و میرو	tha the low day, or first title on	te gable de advecto a de
set, stord — pilos SUFE	P1:freq(C2)	P2:freq(C3)	P3:TIE@lv(C3)	*		P6:min(C1)	P7:	P8:
								P8:
•	P1:freq(C2)	P2:freq(C3) 59.058 MHz	P3:TIE@Iv(C3) -244.817030 μs	*		P6:min(C1)		e ania de advente de la P8:
•	P1:freq(C2) 19.6451 MHz	P2:freq(C3) 59.058 MHz 58.98005 MHz -	P3:TIE@Iv(C3) -244.817030 µs 122.4084872 µs	*		P6:min(C1) 2.12 V		e anto de oriente de la P8:
)	P1:freq(C2) 19.6451 MHz 19.660008 MHz	P2:freq(C3) 59.058 MHz 58.98005 MHz -	P3:TIE@I∨(C3) -244.817030 µs 122.4084872 µs -244.817050 µs	*		P6:min(C1) 2.12 ∨ 888.0 mV		e antie de néverie de la P8:
9	P1:freq(C2) 19.6451 MHz 19.660008 MHz 19.6298 MHz	P2:freq(C3) 59.058 MHz 58.98005 MHz 58.737 MHz	P3:TIE@Iv(C3) -244.817030 µs 122.4084872 µs -244.817050 µs 223 ps	*		P6:min(C1) 2.12 V 888.0 mV -2.82 V		e ande de selvente gedu
2	P1:freq(C2) 19.6451 MHz 19.660008 MHz 19.6298 MHz 19.6974 MHz 9.474 kHz	P2: freq(C3) 59.058 MHz 58.98005 MHz 58.737 MHz 59.220 MHz 61.11 kHz	P3:TIE@I∨(C3) -244.817030 µs 122.4084872 µs -244.817050 µs	*		P6:min(C1) 2.12 ∨ 888.0 m∨ -2.82 ∨ 2.12 ∨		patila de private godi P8:
e 1	P1:freq(C2) 19.6451 MHz 19.660008 MHz 19.6298 MHz 19.6974 MHz	P2: freq(C3) 59.058 MHz 58.98005 MHz 58.737 MHz 59.220 MHz 61.11 kHz 11.792e+3	P3:TIE@Iv(C3) -244.817030 µs 122.4084872 µs -244.817050 µs 223 ps 70.69652917 µs	P4:range(F1) P3		P6:min(C1) 2.12 ∨ 888.0 m∨ -2.82 ∨ 2.12 ∨ 2.1398 ∨		P8:
nsure e n ∕	P1:freq(C2) 19.6451 MHz 19.660008 MHz 19.6298 MHz 19.6974 MHz 9.474 kHz 3.928e+3	P2: freq(C3) 59.058 MHz 58.98005 MHz 58.737 MHz 59.220 MHz 61.11 kHz 11.792e+3	P3:TIE@Iv(C3) -244.817030 µs 122.4084872 µs -244.817050 µs 223 ps 70.69652917 µs	P4:range(F1) P3		P6:min(C1) 2.12 ∨ 888.0 m∨ -2.82 ∨ 2.12 ∨ 2.1398 ∨ 4	P7:	P8:
e 1	P1:freq(C2) 19.6451 MHz 19.660008 MHz 19.6298 MHz 19.6974 MHz 9.474 kHz 3.928e+3	P2: freq(C3) 59.058 MHz 58.98005 MHz 58.737 MHz 59.220 MHz 61.11 kHz 11.792e+3	P3:TIE@Iv(C3) -244.817030 µs 122.4084872 µs -244.817050 µs 223 ps 70.69652917 µs 11.796e+3	P4:range(F1) P3		P6:min(C1) 2.12 ∨ 888.0 m∨ -2.82 ∨ 2.12 ∨ 2.1398 ∨		igger

Figure 5: IDT5T2010 Lock detect pin test with 0.2 rad phase modulation

IDT5T2010 Channel 1 = LOCK Signal Channel 2 = Ref Clk = 19.66MHz (51ns period) Channel 3 = Output = 58.98MHz Phase modulation: 0.2 rad or ~ 1.62ns phase shift Lock detect Pin = Hi Test time = 3 hours




Figure 6: IDT5T2010 Lock detect pin test with 0.5 rad phase modulation

IDT5T2010 Channel 1 = LOCK signal Channel 2 = Ref Clk = 19.66MHz (51ns period) Channel 3 = Output = 58.98MHz Phase modulation: 0.5 rad or ~ 4.06ns phase shift Lock detect Pin = Hi-to-Low, Low cycle ~ 26 us (approx of 512*51ns). Test time = 1 hours




Figure 7: IDT5T2010 Lock detect pin test with 0.5 rad phase modulation

IDT5T2010 Channel 2 = Ref Clk = 19.66MHz (51ns period) Channel 3 = Output = 58.98MHz Phase modulation: 0.5 rad or ~ 4.06ns phase shift Lock detect Pin = Hi-to-Low , Channel 1 = Zoom in of Low cycle ~ 26 us (approx of 512*51ns). Test time = 1 hours

APPLICATION NOTE AN-237

PLLLOCKINDICATOR




Figure 8: IDT5T2010 Lock detect pin test with 1.0 rad phase modulation

IDT5T2010 Channel 1 = LOCK signal Channel 2 = Ref Clk = 19.66MHz (51ns period) Channel 3 = Output = 58.98MHz Phase modulation: 1.0 rad Lock detect Pin = Hi-to-Low, Low cycle ~ 26 us (approx of 512*51ns). Test time = 1 hours

				ţ				
								churlater Third Station (Station (Stati
			anner lennen henre			1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-		and a state of the
Y.	and the second							
				Windowskie (The State of State			1
C1		1000	panel a part part	and the second s	in internet parag		A DAMA DAMAGE	anten de la compañía
		and a second	and the second second				تستعلم المعتر الخ	and a second
C2								
ينعيد وتشريقا تعتير		فالنجر واستنقفه		انصالحته أأويناه بخاف	فتنقط واستقل	an is an an a star is a s	تفحوز صندات بمندف فتعاوز	
3								
				+				
Measure	P1:freq(C2)	▲ P2:freq(C3)	P3:dtrig(C2)	P4:range(E1)	P5:dt@lv(C2,C1)	P6:min(C1)		P8:
value	19.6005 MHz		3.5152255390 s	i insinget i y		-769 mV		
mean	19.660151 MHz	58.98039 MHz 3.				-764.1 mV		
min	19.4702 MHz	58.491 MHz	0.0 ns			-797 m∀		1112
max	19.8569 MHz	59.510 MHz	3.5701931400 s			-755 mV		
sdev	54.493 kHz	151.58 kHz 1.	157866602 s			13.0 mV		
num	157.272e+3	471.832e+3	8	0		8		0
status	1	1	1			1		
	DE [C2 DE		DGSO			Timebase	-188 µs Trigger	
1.00 V/						10.010	100 µs/div Stop	710 mV
0 mV offs	set -1.140 V offs	set -1.107 V o	ffset			10.0 MS	10 GS/s Edge	Negative

Figure 9: IDT5T2010 Lock detect pin test with 1.6 rad phase modulation

IDT5T2010 Channel 1 = LOCK signal Channel 2 = Ref CIk = 19.66MHz (51ns period) Channel 3 = Output = 58.98MHz Phase modulation: 1.6 rad Lock detect Pin = Hi-to-Low Lock Detect pin start failing at cycle > 26us

SUMMARY:

- 1. The lock detector is sensitive to high jitter. It was implemented as a phase lock detector and not as a frequency lock detector. As figure 8 shows, excessive jitter (more than .2UI) will cause the lock detector to switch rapidly between the HIGH and LOW states. Without external qualification, the LOCK signal should only be used as an indication of jitter in the system, not as an indication of failure.
- 2. A glitch filter will eliminate this sensitivity to phase and jitter. Increasing the width of the glitch filter will cause the LOCK signal to behave more like a frequency lock rather than phase lock indicator.
- 3. Figure 8 shows a "glitch low" on the LOCK signal of about 200us. Note that 12ns of jitter on a 19.66MHz clock is highly unusual. For a frequency lock detector, use as wide a glitch filter as feasible.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.