## **ZSPM4141 Evaluation Kit Description**

IDT shall not be liable for any damages arising out of defects resulting from (i) delivered hardware (ii) non-observance of instructions contained in this manual, or (iii) misuse, abuse, use under abnormal conditions or alteration by anyone other than IDT. To the extent permitted by law, IDT hereby expressly disclaims and User expressly waives any and all warranties, whether express, implied, or statutory, including, without limitation, implied warranties of merchantability and of fitness for a particular purpose, statutory warranty of non-infringement and any other warranty that may arise by reason of usage of trade, custom, or course of dealing.

## **Contents**

1	Kit	Contents	2
		roduction	
		nnectors	
		obe and Test Points	
		tuptup	
		Jumper on J3 Connector	
		Controlling V <sub>OUT</sub> via R1 and R2 Values	
		Input and Output Connections	
		aluation Board Schematic	
7	Eva	aluation Board Layout	7
8		elated Documents	
9	Do	cument Revision History	8



### 1 Kit Contents

- ZSPM4141 Evaluation Board
- Resistor set including 6 different values for 1/10W 0603 SMD resistors (see Table 5.1 for values)
- Kit documentation

### 2 Introduction

The ZSPM4141 Evaluation Board is a compact system intended to facilitate measuring the performance and operating characteristics of the ZSPM4141 Ultra-low-Power Linear Regulator. The board contains a number of test points to allow evaluating the functions of the ZSPM4141 (see Figure 2.1 and section 4). It has a solid ground plane on the back of the board.

Note: The default part number for the ZSPM4141 Ultra-low-Power Linear Regulator (U1 in Figure 6.1) is the ZSPM4141AI1W12 (note 1), which is factory configured for  $V_{OUT}$  set to 1.2 V. If the application requires different values for  $V_{OUT}$ , see section 5.2 for procedures for modifying  $V_{OUT}$  by changing resistor values on the board using the resistor set included with the kit.

Note: The default resistor configuration for the Evaluation Board is with the FB pin pulled up to Vout via R1, which has a value of  $0.0\Omega$  (i.e., a short), and R2 is unpopulated (NL designation in the schematic in Figure 6.1).




Figure 2.1 ZSPM4141 Evaluation Board Connections



#### 3 Connectors

The board contains the following connectors for external signals and supplies (see Figure 2.1):

**J1:** Screw terminal connection for Vin supply (Vin+ and GND)

**J2:** Screw terminal connection to Vout output (Vout+ and GND)

## 4 Probe and Test Points

The board contains the following test/probe points (see Figure 2.1):

**TP1/Vin:** Kelvin measurement test point for Vin main input.

**TP4/Vout:** Kelvin measurement test point for Vout output.

**TP3/EN:** Measurement point for the ZSPM4141's EN pin 8 (enable input), which must be HIGH for the ZSPM4141 to operate (see ZSPM414 Data Sheet). Note: do not use TP3 to input a control

signal to the EN pin. See section 5.3 for the proper method of inputting a control signal.

**TP2/GND:** Test point for ground; recommended ground for accurate measurements for Vin. **TP5/GND:** Test point for ground; recommended ground for accurate measurements for Vout.

## 5 Setup

#### 5.1. Jumper on J3 Connector

The Evaluation Board's J3 three-pin connector allows manually enabling the device. When a 2-pin jumper is placed on the left-most position (see Figure 2.1), the EN pin is connected to Vin+ and the VCC pin, which enables the ZSPM4141. If the 2-pin jumper is placed on the right-most position, the EN pin is connected to ground, which disenables the ZSPM4141. See section 5.3 for an alternative method of enabling the ZSPM4141.

#### 5.2. Controlling V<sub>OUT</sub> via R1 and R2 Values

The default configuration for the Evaluation Board results in a  $V_{OUT}$  of 1.2V (see section 2). If the application requires a different level for  $V_{OUT}$ ,  $V_{OUT}$  can be modified by changing the R1 and R2 resistor values on the board according to Table 5.1 using the resistor set included with the kit.

The default resistor configuration for the Evaluation Board is with the FB pin pulled up to Vout via R1, which has a value of  $0.0\Omega$  (i.e., a short), and R2 is unpopulated as shown in Figure 5.1 and also represented by the first row of resistor combinations in Table 5.1.



R2
To modify Vout, replace R2
according to Table 5.2.
(Unpopulated by default)

Reminder: A 2-pin jumper must be placed on the left-most pins of J3 to enable the ZSPM4141 output of Yout.
See section 5.3 for an alternative method for enabling the ZSPM4141.

Figure 5.1 ZSPM4141 Evaluation Board Default Configuration for R1 and R2

Table 5.1 Resistor Combinations for Setting Vout

Vout	R1 (+/-0.1%)	R2 Calculated	R2 Standard Value	Current Drawn by Feedback Divider	Comments
1.2V	Ω0	Unpopulated	Not applicable	Not applicable	Default
1.5V	1000000Ω	4000000Ω	4.02ΜΩ	0.30μΑ	R1 and R2 standard values included in resistor set provided with kit.
1.8V	1000000Ω	2000000Ω	2ΜΩ	0.60μΑ	R1 and R2 standard values included in resistor set provided with kit.
3.0V	1000000Ω	666667Ω	665ΚΩ	1.80μΑ	R1 and R2 standard values included in resistor set provided with kit.
3.3V	1000000Ω	571429Ω	576ΚΩ	2.10μΑ	R1 and R2 standard values included in resistor set provided with kit.
4.2V	1000000Ω	400000Ω	402ΚΩ	3.00μΑ	R1 and R2 standard values included in resistor set provided with kit.



## 5.3. Input and Output Connections

Connect the input voltage supply for the ZSPM4141 at the J1 screw terminal with the leads connected as indicated in Figure 2.1.

The output of the ZSPM4141 Evaluation Board can be measured at the J2 screw terminal.

Recommendation: Use J1 and J2 only for power connections. Use test points TP1 (Vin) and TP4 (Vout) as Kelvin connections for accurate voltage measurements (see Figure 2.1).

Optional: Instead of using the EN pin jumper on J3 described in section 5.1 for manually enabling/disabling the ZSPM4141, a signal can be input on J3 to control the enabling of the ZSPM4141. In this case, remove the jumper on J3 and connect the control signal (e.g., a function generator) to J3 with the positive lead on the middle pin and the ground lead on the right-most pin of J3. Note the J3 jumper **must** be removed; otherwise the board will be damaged. Do not use TP3 to connect the control signal.

## 6 Evaluation Board Schematic

J3 ZSPM 4141 TP4 VOUT NC1 J2 VOUT GND R1 TP2 C2 1uF EN 1uF FB GND R2 TP5 GND

Figure 6.1 ZSPM4141 Evaluation Board Circuit




Table 6.1 ZSPM4141 Evaluation Board Bill of Materials (BOM)

QTY	Reference	Description	Manufacturer	Manufacturer P/N	Digikey P/N
1	U1	ZSPM4141	IDT	ZSPM4141AI1 <i>W</i> 12	N/A
2	C1, C2	CAP CER 1UF 25V 10% X5R 0603	TDK	C1608X5R1E105K	445-5146-2-ND
1	R1	Default configuration: RES 0.0 OHM 1/10W 0603 SMD	Stackpole	RMCF0603ZT0R00	RMCF0603ZT0R00CT-ND
		See section 5.2.			
0	R2	Not populated in default configuration.			
		See section 5.2.			
5	TP1, TP2, TP3, TP4, TP5	Test Point	Keystone	5001	5001K-ND
2	J1, J2	Terminal Block 3.5mm 2-pos PCB	On Shore Technology Inc	ED555/2DS	ED1514-ND
1	J3	Header 3 pin 2.54mm	TE Connectivity	3-644456-3	A31113-ND



# 7 Evaluation Board Layout

Figure 7.1 ZSPM4141 Evaluation Board Layout – Top View





# 8 Related Documents

File Name
ZSPM4141 Data Sheet
ZSPM4141 Feature Sheet

Visit <a href="https://www.IDT.com/ZSPM4141">www.IDT.com/ZSPM4141</a> or contact your nearest sales office for the latest version of these documents.

# 9 Document Revision History

Revision	Date	Description
1.00	November 14, 2012	First release.
	April 15, 2016	Changed to IDT branding.

#### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <a href="https://www.renesas.com/contact-us/">www.renesas.com/contact-us/</a>.