### DATA SHEET


### **General Description**

The 8343-01 is a low skew, 1-to-16 LVCMOS/LVTTL Fanout Buffer. The 8343-01 single ended clock input accepts LVCMOS or LVTTL input levels. The ICS8343-01 operates at 3.3V, 2.5V and mixed 3.3V input and 2.5V supply modes over the commercial temperature range. Guaranteed output and part-to-part skew characteristics make the 8343-01 ideal for those clock distribution applications demanding well defined performance and repeatability.


#### **Features**

- 16 LVCMOS/LVTTL outputs
- One LVCMOS/LVTTL clock input
- · CLK can accept the following input levels: LVCMOS, LVTTL
- · Maximum output frequency: 200MHz
- Dual output enable inputs facilitates 1-to-16 or 1-to-8 input to output modes
- · All inputs are 5V tolerant
- Output skew: 250ps (maximum)
- · Part-to-part skew: 700ps (maximum)
- Full 3.3V and 2.5V or mixed 3.3V core/2.5V operating supply
- 0°C to 70°C ambient operating temperature
- · Lead-Free packaging
- Industrial temperature information available upon request

### **Block Diagram**



### **Pin Assignment**



32-Lead LQFP
7mm x 7mm x 1.4mm body package
Y Package
(Top View)



# **Pin Descriptions and Characteristics**

Table 1. Pin Descriptions<sup>1</sup>

Number	Name	Ту	ре	Description
1	V <sub>DD1</sub>	Power		Q0 through Q7 output supply pin.
2	V <sub>DD1</sub>	Power		Q0 through Q7 output supply pin.
3	V <sub>DD1</sub>	Power		Q0 through Q7 output supply pin.
4	Q3	Output		LVCMOS/LVTTL clock output. $7\Omega$ typical output impedance.
5	Q4	Output		LVCMOS/LVTTL clock output. $7\Omega$ typical output impedance.
6	GND	Power		Power supply ground.
7	GND	Power		Power supply ground.
8	GND	Power		Power supply ground.
9	Q5	Output		LVCMOS/LVTTL clock output. $7\Omega$ typical output impedance.
10	Q6	Output		LVCMOS/LVTTL clock output. $7\Omega$ typical output impedance.
11	Q7	Output		LVCMOS/LVTTL clock output. $7\Omega$ typical output impedance.
12	CLK	Input	Pulldown	LVCMOS/LVTTL clock input / 5V tolerant.
13	V <sub>DD</sub>	Power		Core supply pin.
14	Q8	Output		LVCMOS/LVTTL clock output. $7\Omega$ typical output impedance.
15	Q9	Output		LVCMOS/LVTTL clock output. $7\Omega$ typical output impedance.
16	Q10	Output		LVCMOS/LVTTL clock output. $7\Omega$ typical output impedance.
17	GND	Power		Power supply ground.
18	GND	Power		Power supply ground.
19	GND	Power		Power supply ground.
20	Q11	Output		LVCMOS/LVTTL clock output. $7\Omega$ typical output impedance.
21	Q12	Output		LVCMOS/LVTTL clock output. $7\Omega$ typical output impedance.
22	V <sub>DD2</sub>	Power		Q8 through Q15 output supply pin.
23	V <sub>DD2</sub>	Power		Q8 through Q15 output supply pin.
24	V <sub>DD2</sub>	Power		Q8 through Q15 output supply pin.
25	Q13	Output		LVCMOS/LVTTL clock output. $7\Omega$ typical output impedance.
26	Q14	Output		LVCMOS/LVTTL clock output. $7\Omega$ typical output impedance.
27	Q15	Output		LVCMOS/LVTTL clock output. $7\Omega$ typical output impedance.
28	OE2	Input	Pullup	Output enable. When low forces outputs Q8 through Q15 to HiZ state. 5V tolerant. LVCMOS/LVTTL interface levels.
29	OE1	Input	Pullup	Output enable. When low forces outputs Q0 through Q7 to HiZ state. 5V tolerant. LVCMOS/LVTTL interface levels.
30	Q0	Output		LVCMOS/LVTTL clock output. $7\Omega$ typical output impedance.
31	Q1	Output		LVCMOS/LVTTL clock output. $7\Omega$ typical output impedance.
32	Q2	Output		LVCMOS/LVTTL clock output. 7Ω typical output impedance.

NOTE 1: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin characteristics, for typical values.



### **Table 2. Pin Characteristics**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
C	C <sub>PD</sub> Power Dissipation Capacitance (per output)	$V_{DD}, V_{DD1}, V_{DD2} = 3.465V$		11		pF
UPD .		$V_{DD1}, V_{DD2} = 2.63V$		9		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ
R <sub>OUT</sub>	Output Impedance	$V_{DD}, V_{DD1}, V_{DD2} = 3.3V$	5	7	12	Ω

# Table 3. Function Table<sup>1</sup>

Inp	uts	Outputs		
OE1	OE2	Q0:Q7	Q8:Q15	
0	0	HiZ	HiZ	
1	0	Active	HiZ	
0	1	HiZ	Active	
1	1	Active	Active	

NOTE 1: OE1 and OE2 are 5V tolerant.



## **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *Section*, "DC Electrical Characteristics" or AC Electrical Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V <sub>DD</sub>	4.6V
Inputs, V <sub>I</sub>	-0.5V to V <sub>DD</sub> + 0.5V
Outputs, V <sub>O</sub>	-0.5V to V <sub>DDx</sub> + 0.5V
Storage Temperature, T <sub>STG</sub>	-65°C to 150°C
Maximum Junction Temperature, TJ <sub>MAX</sub>	125°C

### **DC Electrical Characteristics**

Table 4A. Power Supply DC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DD1} = V_{DD2} = 3.3V \pm 5\%$  or  $2.5V \pm 5\%$ ,  $T_A = 0^{\circ}$ C to  $70^{\circ}$ C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Core Supply Voltage		3.135	3.3	3.465	V
V	v 0		3.135	3.3	3.465	V
$V_{DDx}$	Output Supply Voltage <sup>1</sup>		2.375	2.5	2.625	V
I <sub>DD</sub>	Power Supply Current				35	mA
I <sub>DDx</sub>	Output Supply Current <sup>2</sup>				14	mA

NOTE 1:  $V_{DDx}$  denotes  $V_{DD1}$  and  $V_{DD2}$ .

NOTE 2:  $I_{DDx}$  denotes the sum of  $I_{DD1}$  and  $I_{DD2}$ .

Table 4B. Power Supply DC Characteristics,  $V_{DD} = V_{DD1} = V_{DD2} = 2.5 V \pm 5\%$ ,  $T_A = 0$ °C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Core Supply Voltage		2.375	2.5	2.625	V
V <sub>DDx</sub>	Output Supply Voltage <sup>1</sup>		2.375	2.5	2.625	V
I <sub>DD</sub>	Power Supply Current				34	mA
I <sub>DDx</sub>	Output Supply Current <sup>2</sup>				13	mA

NOTE 1:  $V_{DDx}$  denotes  $V_{DD1}$  and  $V_{DD2}$ .

NOTE 2:  $I_{DDx}$  denotes the sum of  $I_{DD1}$  and  $I_{DD2}$ .



Table 4C. LVCMOS / LVTTL DC Characteristics,  $V_{DD} = V_{DD1} = V_{DD2} = 3.3V \pm 5\%$  or  $2.5V \pm 5\%$ ,  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DD1} = V_{DD2} = 2.5V \pm 5\%$ ,  $V_{A} = 0^{\circ}C$  to  $70^{\circ}C$ 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High	OE1, OE2		2		V <sub>DD</sub> + 0.3	V
V <sub>IH</sub>	Voltage	CLK		2		V <sub>DD</sub> + 0.3	V
V	Input Low	OE1, OE2		-0.3		0.8	V
V <sub>IL</sub>	Voltage	CLK		-0.3		1.3	V
	Input High	OE1, OE2	$V_{DD} = V_{IN} = 3.465V \text{ or } 2.625V$			5	μА
l IH	Current	CLK	$V_{DD} = V_{IN} = 3.465V \text{ or } 2.625V$			150	μА
	Input Low	OE1, OE2	V <sub>DD</sub> = 3.465V or 2.625V, V <sub>IN</sub> = 0V	-150			μА
I <sub>IL</sub>	Current	CLK	V <sub>DD</sub> = 3.465V or 2.625V, V <sub>IN</sub> = 0V	-5			μА
V	Output High Vo	olto go 1	$V_{DD1} = V_{DD2} = 3.465V$	2.6			V
V <sub>OH</sub>	Output High vo	Dilage	V <sub>DD1</sub> = V <sub>DD2</sub> = 2.625V	1.8			V
V <sub>OL</sub>	Output Low Vo	oltage	$V_{DD1} = V_{DD2} = 3.465V$ or 2.625V			0.5	V
I <sub>OZL</sub>	Output Tristate	Current Low				5	μА
I <sub>OZH</sub>	Output Tristate	Current High				5	μА

NOTE 1: Outputs terminated with  $50\Omega$  to  $V_{DDx}$  /2. See Parameter Measurement Information, "Output Load Test Circuit Diagrams".



### **AC Electrical Characteristics**

Table 5A. AC Electrical Characteristics,  $V_{DD} = V_{DD1} = V_{DD2} = 3.3V \pm 5\%$ ,  $T_A = 0$ °C to 70°C <sup>1</sup>

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency				200	MHz
t <sub>pLH</sub>	Propagation Delay <sup>2</sup>	<i>f</i> ≤ 200MHz	2.0		4.0	ns
<i>t</i> sk(o)	Output Skew <sup>3, 4</sup>	Measured on rising edge @ V <sub>DDx</sub> /2			250	ps
<i>t</i> sk(pp)	Part-to-Part Skew <sup>4, 5</sup>	Measured on rising edge @ V <sub>DDx</sub> /2			700	ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/ Fall Time	20% to 80%	0.4		1.5	ns
odc	Output Duty Cycle	<i>f</i> ≤ 133MHz	45		55	%
t <sub>PW</sub>	Output Pulse Width	f>133MHz	t <sub>PERIOD</sub> /2 - 0.25	t <sub>PERIOD</sub> /2	t <sub>PERIOD</sub> /2 + 0.25	ns

- NOTE 1: All parameters measured at  $f_{\mbox{\scriptsize MAX}}$  unless noted otherwise.
- NOTE 2: Measured from  $V_{DD}/2$  of the input to  $V_{DDx}/2$  of the output.
- NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at V<sub>DDx</sub>/2.
- NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.
- NOTE 5: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at V<sub>DDx</sub>/2.

Table 5B. AC Electrical Characteristics,  $V_{DD}$  3.3V  $\pm 5\%$ ,  $V_{DD1} = V_{DD2} = 2.5 \text{V} \pm 5\%$ ,  $T_A = 0^{\circ}\text{C}$  to  $70^{\circ}\text{C}^1$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency				200	MHz
t <sub>pLH</sub>	Propagation Delay <sup>2</sup>	<i>f</i> ≤ 200MHz	2.0		4.5	ns
tsk(o)	Output Skew <sup>3, 4</sup>	Measured on rising edge @ V <sub>DDx</sub> /2			250	ps
tsk(pp)	Part-to-Part Skew <sup>4, 5</sup>	Measured on rising edge @ V <sub>DDx</sub> /2			700	ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/ Fall Time	20% to 80%	0.4		1.0	ns
odc	Output Duty Cycle	<i>f</i> ≤ 133MHz	40		60	%

- NOTE 1: All parameters measured at f<sub>MAX</sub> unless noted otherwise.
- NOTE 2: Measured from  $V_{DD}/2$  of the input to  $V_{DDx}/2$  of the output.
- NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at V<sub>DDx</sub>/2.
- NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.
- NOTE 5: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at V<sub>DDx</sub>/2.



Table 5C. AC Electrical Characteristics,  $V_{DD} = V_{DD2} = 3.3V \pm 5\%$ ,  $V_{DD1} = 2.5V \pm 5\%$ ,  $T_A = 0^{\circ}C$  to  $70^{\circ}C^{1}$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency				200	MHz
tsk(o)	Output Skew <sup>2</sup>	Measured on rising edge @ V <sub>DDx</sub> /2			250	ps

NOTE 1: All parameters measured at f<sub>MAX</sub> unless noted otherwise.

NOTE 2: Defined as skew across outputs at the same supply voltages within a bank, and with equal load conditions.

Table 5D. AC Electrical Characteristics,  $V_{DD}$  3.3V  $\pm 5\%$ ,  $V_{DD1} = V_{DD2} = 2.5 \text{V} \pm 5\%$ ,  $T_A = 0^{\circ}\text{C}$  to  $70^{\circ}\text{C}^1$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency				133	MHz
t <sub>pLH</sub>	Propagation Delay <sup>2</sup>	<i>f</i> ≤ 200MHz	2.0		4.0	ns
tsk(o)	Output Skew <sup>3, 4</sup>	Measured on rising edge @ V <sub>DDx</sub> /2			250	ps
<i>t</i> sk(pp)	Part-to-Part Skew <sup>4, 5</sup>	Measured on rising edge @ V <sub>DDx</sub> /2			1	ns
t <sub>R</sub> / t <sub>F</sub>	Output Rise/ Fall Time	20% to 80%	0.4		1.0	ns
odc	Output Duty Cycle	<i>f</i> ≤ 133MHz	40		60	%

NOTE 1: All parameters measured at  $f_{\mbox{\scriptsize MAX}}$  unless noted otherwise.

NOTE 2: Measured from  $V_{DD}/2$  of the input to  $V_{DDx}/2$  of the output.


NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at  $V_{DDx}/2$ .

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 5: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at V<sub>DDx</sub>/2.



### **Parameter Measurement Information**




SCOPE  $Z = 50\Omega$ V<sub>DD2</sub> GND \$50Ω -1.25V±5%

3.3V Core/3.3V Output Load Test Circuit


1.25V±5%

SCOPE  $V_{DD,}$  $V_{DD1,}$  $Z = 50\Omega$  $V_{DD2}$ ≸50Ω GNE -1.25V±5%

3.3V Core/2.5V Output Load Test Circuit




2.5V Core/2.5V Output Load Test Circuit




**Output Skew** 

2.05V±5%


1.25V±5%



**Part-to-Part Skew** 



**Output Duty Cycle/Pulse Width/Period** 



**Propagation Delay** 

**Output Rise/Fall Time** 



# **Reliability Information**

# Table 6. $\theta_{JA}$ vs. Air Flow Table for a 32-Lead LQFP $\!^1$

$\theta_{JA}$ by Velocity							
Linear Feet per Minute	0	200	500				
Single-Layer PCB, JEDEC Standard Test Boards	67.8°C/W	55.9°C/W	50.1°C/W				
Multi-Layer PCB, JEDEC Standard Test Boards	47.9°C/W	42.1°C/W	39.4°C/W				

NOTE 1: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.


### **Transistor Count**

The transistor count for 8343-01 is 985.



# **Package Outline and Package Dimensions**

Package Outline - Y Suffix for 32-Lead LQFP



**Table 7. Package Dimensions** 

	IEDEO						
JEDEC Variation All Dimensions in Millimeters							
Symbol	Minimum	Nominal	Maximum				
N	32						
Α	_	_	1.60				
A1	0.05	_	0.15				
A2	1.35	1.40	1.45				
b	0.30	0.37	0.45				
С	0.09	_	0.20				
D		9.00 Basic					
D1	7.00 Basic						
D2	5.60 Ref.						
E		9.00 Basic					
E1	7.00 Basic						
E2	5.60 Ref.						
е	0.80 Basic						
L	0.45	0.60	0.75				
θ	0°	_	7°				
ccc	_	_	0.10				



# **Ordering Information**

# **Table 8. Ordering Information**

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
8343AY-01LF	ICS8343AY01L	"Lead-Free" 32-Lead LQFP	Tray	0°C to 70°C
8343AY-01LFT	ICS8343AY01L	"Lead-Free" 32-Lead LQFP	Tape & Reel	0°C to 70°C



# **Revision History Sheet**

Rev	Table	Page	Description of Change	Date	
	T2	2	Pin Characteristics Table - changed C <sub>IN</sub> 4pF max to 4pF typical.		
Α			Added to $R_{OUT}$ , $5\Omega$ min. and $12\Omega$ max.	9/18/03	
	Т8	11	Ordering Information correct package column from 48 Lead to 32 Lead.		
B T5C	T5C 5 Added	Added Mixed AC Characteristics Table.	0/10/04		
		Updated format.	8/13/04		
В	T8	9	Added Lead-Free marking to Ordering Information Table.	9/16/04	
			Updated format and contact information.		
В		1	General Description: Deleted HiPerClockS reference.	0/05/14	
D	В Т1 2		Re-organized table sequentially.	8/25/14	
	T8	10	Removed leaded option.		



#### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <a href="https://www.renesas.com/contact-us/">www.renesas.com/contact-us/</a>.