

3.3V CMOS 12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH WITH 3-STATE OUTPUTS AND BUS-HOLD

IDT74ALVCH16260

FEATURES:

- 0.5 MICRON CMOS Technology
- Typical tsk(o) (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- Vcc = 3.3V ± 0.3V, Normal Range
- Vcc = 2.7V to 3.6V, Extended Range
- $VCC = 2.5V \pm 0.2V$
- CMOS power levels (0.4

 W typ. static)
- · Rail-to-Rail output swing for increased noise margin
- · Available in TSSOP package

DRIVE FEATURES:

- · High Output Drivers: ±24mA
- Suitable for heavy loads

APPLICATIONS:

- · 3.3V high speed systems
- · 3.3V and lower voltage computing systems

DESCRIPTION:


This 12-bit to 24-bit multiplexed D-type latch is built using advanced dual metal CMOS technology. The ALVCH16260 is used in applications in which two separate data paths must be multiplexed onto, or demultiplexed from, a single data path. Typical applications include multiplexing and/or demultiplexing address and data information in microprocessor or bus-interface applications. This device also is useful in memory interleaving applications.

Three 12-bit I/O ports (A1-A12, 1B1-1B12, and 2B1-2B12) are available for address and/or data transfer. The output-enable $(\overline{OE1B}, \overline{OE2B}, \text{and } \overline{OEA})$ inputs control the bus transceiver functions. The $\overline{OE1B}$ and $\overline{OE2B}$ control signals also allow bank control in the A-to-B direction. Address and/or data information can be stored using the internal storage latches. The latch-enable (LE1B, LE2B, LEA1B, and LEA2B) inputs are used to control data storage. When the latch-enable input is high, the latch is transparent. When the latchenable input goes low, the data present at the inputs is latched and remains latched until the latch-enable input is returned high.

The ALVCH16260 has been designed with a ± 24 mA output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.

The ALVCH16260 has "bus-hold" which retains the inputs' last state whenever the input goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.

FUNCTIONAL BLOCK DIAGRAM




 $IDT and the \, IDT \, logo \, are \, registered \, trademarks \, of \, Integrated \, Device \, Technology, \, Inc. \,$

INDUSTRIAL TEMPERATURE RANGE

JULY 2009

PIN CONFIGURATION



TSSOP TOP VIEW

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Description	Max	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
Tstg	Storage Temperature	-65 to +150	°C
Іоит	DC Output Current	-50 to +50	mA
lıĸ	Continuous Clamp Current, VI < 0 or VI > VCC	±50	mA
Іок	Continuous Clamp Current, Vo < 0	-50	mA
lcc Iss	Continuous Current through each Vcc or GND	±100	mA

NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Vcc terminals.
- 3. All terminals except Vcc.

CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	5	7	pF
Соит	Output Capacitance	Vout = 0V	7	9	pF
Cı/o	I/O Port Capacitance	VIN = 0V	7	9	pF

NOTE:

1. As applicable to the device type.

FUNCTION TABLES(1)

B-TO-A ($\overline{OEB} = H$)

	Inputs						
1Bx	2Bx	SEL	LE1B	LE2B	ŌĒĀ	Ах	
Н	Χ	Н	Н	Х	L	Н	
L	Х	Н	Н	Х	L	L	
Х	Х	Н	L	Х	L	A ₀ ⁽²⁾	
Х	Н	L	Х	Н	L	Н	
Х	L	L	Х	Н	L	L	
Х	Х	L	Х	L	L	A ₀ ⁽²⁾	
Х	Х	Х	Х	Х	Н	Z	

FUNCTION TABLES (CONTINUED)(1)

A-TO-B ($\overline{OEA} = H$)

		Outp	outs			
Ах	LEA1B	LEA2B	OE1B	OE2B	1Bx	2Bx
Н	Н	Н	Ш	L	Н	Н
L	Н	Н	L	L	L	L
Н	Н	L	L	L	Н	2B ₀ ⁽²⁾
L	Н	L	L	L	L	2B ₀ ⁽²⁾
Н	L	Н	L	L	1B ₀ ⁽²⁾	Н
L	L	Н	L	L	1B ₀ ⁽²⁾	L
Х	L	L	L	L	1B ₀ ⁽²⁾	2B ₀ ⁽²⁾
Х	Χ	Χ	Н	Н	Z	Z
Х	Χ	Χ	L	Н	Active	Z
Х	Х	Х	Н	L	Z	Active
Х	Х	Х	L	L	Active	Active

NOTES:

- 1. H = HIGH Voltage Level
 - L = LOW Voltage Level X = Don't Care

 - Z = High Impedance
- 2. Output level before the indicated steady-state input conditions were established.

PIN DESCRIPTION

Pin Names	I/O	Description
Ax(1:12)	I/O	Bidirectional Data Port A. Usually connected to the CPU's address/data bus. (1)
1Bx(1:12)	I/O	Bidirectional Data Port 1B. Usually connected to the even path or even bank of memory. (1)
2Bx(1:12)	I/O	Bidirectional Data Port 2B. Usually connected to the odd path or odd bank of memory. (1)
LEA1B	I	Latch Enable Input for A-1B Latch. The latch is open when LEA1B is HIGH. Data from the A-port is latched on the HIGH to LOW transition of LEA1B.
LEA2B	I	Latch Enable Input for A-2B Latch. The latch is open when LEA2B is HIGH. Data from the A-port is latched on the HIGH to LOW transition of LEA2B.
LE1B	I	Latch Enable Input for 1B-A Latch. The latch is open when LE1B is HIGH. Data from the A-port is latched on the HIGH to LOW transition of LE1B.
LE2B	I	Latch Enable Input for 2B-A Latch. The latch is open when LE2B is HIGH. Data from the A-port is latched on the HIGH to LOW transition of LE2B.
SEL	I	1B or 2B Port Selection. When HIGH, SEL enables data transfer from 1B Port to A Port. When LOW, SEL enables data transfer from 2B Port to A Port.
ŌĒĀ	Ī	Output Enable for A Port (Active LOW)
OE1B	Ī	Output Enable for 1B Port (Active LOW)
ŌĒ2B	I	Output Enable for 2B Port (Active LOW)

NOTE:

1. These pins have "Bus-Hold". All other pins are standard inputs, outputs, or I/Os.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: $TA = -40^{\circ}C$ to $+85^{\circ}C$

Symbol	Parameter	Test Co	onditions	Min.	Typ. ⁽¹⁾	Max.	Unit
VIH	Input HIGH Voltage Level	Vcc = 2.3V to 2.7V		1.7	_	_	V
		Vcc = 2.7V to 3.6V		2	_	_	
VIL	Input LOW Voltage Level	Vcc = 2.3V to 2.7V			_	0.7	V
		Vcc = 2.7V to 3.6V		_	_	0.8	
Іін	Input HIGH Current	Vcc = 3.6V	VI = VCC	_	_	±5	μA
lıL	Input LOW Current	Vcc = 3.6V	VI = GND	_	_	±5	μA
Іоzн	High Impedance Output Current	Vcc = 3.6V	Vo = Vcc		_	±10	μA
lozl	(3-State Output pins)		Vo = GND		_	±10	
Vik	Clamp Diode Voltage	Vcc = 2.3V, IIN = -18mA		_	-0.7	-1.2	V
Vн	Input Hysteresis	Vcc = 3.3V		_	100	_	mV
ICCL ICCH ICCZ	Quiescent Power Supply Current	Vcc = 3.6V Vin = GND or Vcc		_	0.1	40	μА
∆lcc	Quiescent Power Supply Current Variation	One input at Vcc - 0.6V, other inputs at Vcc or GND		_	_	750	μA

NOTE:

BUS-HOLD CHARACTERISTICS

Symbol	Parameter ⁽¹⁾	Test Conditions			Typ. ⁽²⁾	Max.	Unit
Івнн	Bus-Hold Input Sustain Current	Vcc = 3V	VI = 2V	-75	_	-	μA
IBHL			VI = 0.8V	75	_		
Івнн	Bus-Hold Input Sustain Current	Vcc = 2.3V	VI = 1.7V	- 45	_	_	μΑ
IBHL			VI = 0.7V	45	_	_	
Івнно	Bus-Hold Input Overdrive Current	Vcc = 3.6V	VI = 0 to 3.6V	_	_	±500	μA
Івньо							

NOTES:

- 1. Pins with Bus-Hold are identified in the pin description.
- 2. Typical values are at Vcc = 3.3V, +25°C ambient.

^{1.} Typical values are at Vcc = 3.3V, +25°C ambient.

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Max.	Unit
Vон	Output HIGH Voltage	Vcc = 2.3V to 3.6V	IOH = - 0.1mA	Vcc-0.2	_	V
		Vcc = 2.3V	IOH = -6mA	2	_	
		Vcc = 2.3V	Iон = - 12mA	1.7	_	
		Vcc = 2.7V		2.2	_	
		Vcc = 3V		2.4	_	
		Vcc = 3V	IOH = - 24mA	2	_	
Vol	Output LOW Voltage	Vcc = 2.3V to 3.6V	IoL = 0.1mA	_	0.2	V
		Vcc = 2.3V	IoL = 6mA	_	0.4	
			IoL = 12mA	_	0.7	
		Vcc = 2.7V	IoL = 12mA	_	0.4	
		Vcc = 3V	IOL = 24mA	_	0.55	

NOTF:

OPERATING CHARACTERISTICS, TA = 25°C

			Vcc = 2.5V ± 0.2V	$Vcc = 3.3V \pm 0.3V$	
Symbol	Parameter	Test Conditions	Typical	Typical	Unit
CPD	Power Dissipation Capacitance Outputs enabled	CL = 0pF, f = 10Mhz	37	41	pF
CPD	Power Dissipation Capacitance Outputs disabled		4	7	

SWITCHING CHARACTERISTICS(1)

		Vcc = 2.	5V ± 0.2V	V cc	= 2.7V	Vcc = 3.3	V ± 0.3V	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t PLH	Propagation Delay	1	5.4	_	5.1	1.2	4.3	ns
tphl.	Ax to 1Bx or Ax to 2Bx							
tplh	Propagation Delay	1	5.4	_	5.1	1.2	4.3	ns
tphl.	1Bx to Ax or 2Bx to Ax							
tplh	Propagation Delay	1	5.6	_	5.2	1	4.4	ns
tphl.	LEXB to Ax							
tplH	Propagation Delay	1	5.6	_	5.2	1	4.4	ns
tphl.	LE1B to 1BX or LEA2B to 2Bx							
tplh	Propagation Delay	1	6.9	_	6.6	1.1	5.6	ns
tphl.	SEL to Ax							
tpzh	Output Enable Time	1	6.7	_	6.4	1	5.4	ns
tpzl	$\overline{\text{OEA}}$ to Ax, $\overline{\text{OE1B}}$ to 1Bx, or $\overline{\text{OE2B}}$ to 2Bx							
tphz	Output Disable Time	1	5.7	_	5	1.3	4.6	ns
tplz	OEA to Ax, OE1B to 1Bx, or OE2B to 2Bx							
tsu	Set-up Time, data before LE1B, LE2B, LEA1B, LEA2B	1.4	_	1.1	_	1.1	_	ns
tH	Hold Time, data after LE1B, LE2B, LEA1B, LEA2B	1.6	_	1.9		1.5	_	ns
tw	Pulse Width, LE1B, LE2B, LEA1B, or LEA2B HIGH	3.3	_	3.3	<u> </u>	3.3	<u> </u>	ns
tsk(o)	Output Skew ⁽²⁾	_	_	_	_	_	500	ps


NOTES:

- 1. See TEST CIRCUITS AND WAVEFORMS. TA = -40° C to + 85° C.
- 2. Skew between any two outputs of the same package and switching in the same direction.

^{1.} VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range. TA = - 40°C to + 85°C.

TEST CIRCUITS AND WAVEFORMS TEST CONDITIONS

Symbol	$Vcc^{(1)} = 3.3V \pm 0.3V$	Vcc ⁽¹⁾ =2.7V	Vcc ⁽²⁾ = 2.5V±0.2V	Unit
VLOAD	6	6	2 x Vcc	V
ViH	2.7	2.7	Vcc	V
VT	1.5	1.5	Vcc / 2	V
VLZ	300	300	150	mV
VHZ	300	300	150	mV
CL	50	50	30	pF



Test Circuit for All Outputs

DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.


RT = Termination resistance: should be equal to ZouT of the Pulse Generator.

NOTES:

- 1. Pulse Generator for All Pulses: Rate \leq 1.0MHz; tr \leq 2.5ns; tr \leq 2.5ns.
- 2. Pulse Generator for All Pulses: Rate \leq 1.0MHz; tF \leq 2ns; tR \leq 2ns.

SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	VLOAD
Disable High Enable High	GND
All Other Tests	Open



tsk(x) = |tplh2 - tplh1| or tphl2 - tphl1

ALVC Link


Output Skew - tsk(x)

NOTES:

- 1. For tsk(o) OUTPUT1 and OUTPUT2 are any two outputs.
- 2. For tsk(b) OUTPUT1 and OUTPUT2 are in the same bank.

VIH SAME PHASE VT INPUT TRANSITION 0V **t**PHL **t**PLH VOH **OUTPUT** VTVOL tpi H **t**PHL VIH OPPOSITE PHASE VT **INPUT TRANSITION** 0V ALVC Link


Propagation Delay




Enable and Disable Times

NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.




Set-up, Hold, and Release Times



Pulse Width

ORDERING INFORMATION



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.