

# 3.3V CMOS 18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

# IDT74ALVC16835 OBSOLETE PART

### FEATURES:

- 0.5 MICRON CMOS Technology
- Typical tsk(0) (Output Skew) < 250ps</li>
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- Vcc = 3.3V ± 0.3V, Normal Range
- Vcc = 2.7V to 3.6V, Extended Range
- Vcc =  $2.5V \pm 0.2V$
- CMOS power levels (0.4µ W typ. static)
- · Rail-to-Rail output swing for increased noise margin
- Available in TVSOP package

### DRIVE FEATURES:

High Output Drivers: ±24mA

OF

CLK

Suitable for heavy loads

### DESCRIPTION:

This 18-bit universal bus driver is built using advanced dual metal CMOS technology. Data flow from A to Y is controlled by the output-enable  $(\overline{OE})$  input. The device operates in the transparent mode when the latch-enable (LE) input is high. The A data is latched if the clock (CLK) input is held at a high or low logic level. If LE is low, the A data is store tin the latch flip-flop on the low-to-high transition of CLK. When  $\overline{OE}$  is in the deoutputs are in the high-impedance store.

The ALVC1683Feast een dusigned with 5 ±2 mA ou put driver. This driver is capable of u ving a moderate to usery load while maintaining speed perform the

Motherk

1D

C1

CLK

**TO 17 OTHER CHANNELS** 





3

Y1

# RENESAS

#### IDT74ALVC16835 3.3V CMOS 18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

#### **INDUSTRIAL TEMPERATURE RANGE**

### **PINCONFIGURATION**



#### TVSOP TOP VIEW

## **PIN DESCRIPTION**

Pin Names	Description	
OE 3-State Output Enable Inputs (Active LOW)		
CLK Register Input Clock		
LE	Latch Enable (Transparent LOW)	
Ax	Ax Data Inputs	
Y x 3-State Outputs		
NC	No Internal Connection	

### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Description	Max	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
Tstg	Storage Temperature	-65 to +150	°C
Ιουτ	DC Output Current	-50 to +50	mA
Ік	Continuous Clamp Current, VI < 0 or VI > Vcc	±50	mA
Іок	Continuous Clamp Current, Vo < 0	-50	mA
lcc Iss	Continuous Current through each Vcc or GND	±100	mA

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Vcc terminals.

3. All terminals except Vcc.

### CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Тур.	Max.	Unit
Cin	Input Capacitance	VIN = 0V	5	7	pF
Соит	Output Capacitance	Vout = 0V	7	9	pF
Соит	I/O Port Capacitance	VIN = 0V	7	9	pF

NOTE:

1. As applicable to the device type.

## FUNCTION TABLE<sup>(1)</sup>

	Inputs					
ŌĒ	LE	CLK	Ах	Үх		
Н	Х	Х	Х	Z		
L	Н	Х	L	L		
L	Н	Х	Н	Н		
L	L	$\uparrow$	L	L		
L	L	$\uparrow$	Н	Н		
L	L	Н	Х	Y <sub>0</sub> <sup>(2)</sup>		
L	L	L	Х	Y <sub>0</sub> <sup>(3)</sup>		

#### NOTES:

1. H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

Z = High Impedance

 $\uparrow$  = LOW-to-HIGH transition

Output level before the indicated steady-state input conditions were established, provided that CLK is HIGH before LE went HIGH.

3. Output level before the indicated steady-state input conditions were established.

#### IDT74ALVC16835 3.3V CMOS18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

# DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition:  $TA = -40^{\circ}C$  to  $+85^{\circ}C$ 

Symbol	Parameter	Test Cond	litions	Min.	Typ. <sup>(1)</sup>	Max.	Unit
Vih	Input HIGH Voltage Level	Vcc = 2.3V to 2.7V		1.7	—	_	V
		Vcc = 2.7V to 3.6V		2	—	—	
VIL	Input LOW Voltage Level	Vcc = 2.3V to 2.7V		_	—	0.7	V
		Vcc = 2.7V to 3.6V		_	—	0.8	
Ін	Input HIGH Current	Vcc = 3.6V	VI = VCC	—	—	±5	μA
lıL	Input LOW Current	VCC = 3.6V	VI = GND	_	—	±5	μA
Іоzн	High Impedance Output Current	VCC = 3.6V	Vo = Vcc	_	—	±10	μA
Iozl	(3-State Output pins)		Vo = GND	_	_	±10	
Vik	Clamp Diode Voltage	Vcc = 2.3V, IIN = -18mA		_	-0.7	-1.2	V
Vн	Input Hysteresis	Vcc = 3.3V		_	100	_	mV
ICCL ICCH ICCZ	Quiescent Power Supply Current	Vcc = 3.6V VIN = GND or Vcc		_	0.1	40	μA
Δlcc	Quiescent Power Supply Current Variation	One input at Vcc - 0.6V, other inp	outs at Vcc or GND	—	—	750	μA

NOTE:

1. Typical values are at Vcc = 3.3V, +25°C ambient.

### **OUTPUT DRIVE CHARACTERISTICS**

Symbol	Parameter	TestC	onditions <sup>(1)</sup>	Min.	Max.	Unit
Vон	Output HIGH Voltage	Vcc = 2.3V to 3.6V	IOH = -0.1mA	Vcc-0.2	—	V
		Vcc = 2.3V	Iон = – 6mA	2	_	
		Vcc = 2.3V	Iон = – 12mA	1.7	—	
		Vcc = 2.7V		2.2	_	
		Vcc = 3V		2.4	_	
		VCC = 3V	Iон = - 24mA	2	—	
Vol	Output LOW Voltage	Vcc = 2.3V to 3.6V	IOL = 0.1mA	-	0.2	V
		Vcc = 2.3V	IOL = 6mA	_	0.4	
			IOL = 12mA	_	0.7	
		Vcc = 2.7V	IOL = 12mA	_	0.4	
		VCC = 3V	IOL = 24mA	_	0.55	

NOTE:

1. VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range.  $T_A = -40^{\circ}$ C to  $+85^{\circ}$ C.



#### IDT74ALVC16835 3.3V CMOS 18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

# OPERATING CHARACTERISTICS, $TA = 25^{\circ}C$

			$Vcc = 2.5V \pm 0.2V$	$Vcc = 3.3V \pm 0.3V$	
Symbol	Parameter	Test Conditions	Typical	Typical	Unit
Cpd	Power Dissipation Capacitance Outputs enabled	CL = 0pF, f = 10Mhz	26	31	pF
Cpd	Power Dissipation Capacitance Outputs disabled		12	15	

## SWITCHING CHARACTERISTICS<sup>(1)</sup>

		Vcc = 2.	5V ± 0.2V	Vcc	= 2.7V	Vcc = 3.3	V ± 0.3V	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fMAX		150	—	150	_	150	—	MHz
<b>t</b> PLH	Propagation Delay	1	4.2	_	4.2	1	3.6	ns
<b>t</b> PHL	Ax to Yx							
<b>t</b> PLH	Propagation Delay	1.3	5	—	4.9	1.3	4.2	ns
<b>t</b> PHL	LE to Yx							
<b>t</b> PLH	Propagation Delay	1.4	5.5	-	5.2	1.4	4.5	ns
<b>t</b> PHL	CLK to Yx							
tрzн	Output Enable Time	1.4	5.5	-	5.6	1.1	4.6	ns
tPZL	OE to Yx							
tphz	Output Disable Time	1	4.5	-	4.3	1.3	3.9	ns
tPLZ	OE to Yx							
tw	Pulse Duration, LE LOW	3.3	—	3.3	-	3.3	—	ns
tw	Pulse Duration, CLK HIGH or LOW	3.3	—	3.3	-	3.3	—	ns
tsu	Set-up Time, data before CLK1	2.2	—	2.1	-	1.7	—	ns
tsu	Set-up Time, data before LE $\downarrow$ , CLK HIGH	1.9	—	1.6	-	1.5	—	ns
tsu	Set-up Time, data before LE $\downarrow$ , CLK LOW	1.3	—	1.1	-	1	—	ns
ħ	Hold Time, data after CLK $\uparrow$	0.6	—	0.6	—	0.7	—	ns
tH	Hold Time, data after LE $\downarrow$ , CLK HIGH or LOW	1.4	_	1.7	_	1.4	—	ns
tsk(0)	Output Skew <sup>(2)</sup>	-	_	_	_	_	500	ps

NOTES:

1. See TEST CIRCUITS AND WAVEFORMS. TA =  $-40^{\circ}$ C to  $+85^{\circ}$ C.

2. Skew between any two outputs of the same package and switching in the same direction.

# SWITCHING CHARACTERISTICS FROM 0°C TO 65°C, CL = 50pF

		Vcc = 3.3	V ± 0.15V	
Symbol	Parameter	Min.	Max.	Unit
tplh tphl	Propagation Delay CLK to xYx	1.7	4.5	ns

# RENESAS

#### IDT74ALVC16835 3.3V CMOS 18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

#### INDUSTRIALTEMPERATURERANGE

# TEST CIRCUITS AND WAVEFORMS

### TESTCONDITIONS

Symbol	$Vcc^{(1)} = 3.3V \pm 0.3V$	Vcc <sup>(1)</sup> =2.7V	Vcc <sup>(2)</sup> =2.5V±0.2V	Unit
Vload	6	6	2 x Vcc	V
Vih	2.7	2.7	Vcc	V
Vτ	1.5	1.5	Vcc / 2	V
Vlz	300	300	150	mV
VHZ	300	300	150	mV
CL	50	50	30	pF



#### Test Circuit for All Outputs

#### **DEFINITIONS:**

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.

#### NOTES:

1. Pulse Generator for All Pulses: Rate  $\leq$  1.0MHz; tF  $\leq$  2.5ns; tR  $\leq$  2.5ns. 2. Pulse Generator for All Pulses: Rate  $\leq$  1.0MHz; tF  $\leq$  2ns; tR  $\leq$  2ns.

### **SWITCH POSITION**

Test	Switch
Open Drain Disable Low Enable Low	VLOAD
Disable High Enable High	GND
All Other Tests	Open



#### NOTES:

1. For tsk(o) OUTPUT1 and OUTPUT2 are any two outputs.

2. For tsk(b) OUTPUT1 and OUTPUT2 are in the same bank.







#### Enable and Disable Times

#### NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.



Set-up, Hold, and Release Times



Pulse Width

# RENESAS

#### IDT74ALVC16835 3.3V CMOS 18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

## **ORDERING INFORMATION**



# DATASHEET DOCUMENT HISTORY

07/28/2003PDN# L-03-04 issued. See IDT.com for PDN specifics.09/20/2019Datasheet changed to Obsolete Status.

#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.