Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



R8C/27 Group Timer RC in PWM Mode

1. Abstract

This document describes how to set up and use timer RC in PWM mode in the R8C/27 Group.

2. Introduction

The application example described in this document is applied to the following MCU and parameter(s):

• MCU: R8C/27 Group

This program can be used with other R8C/Tiny Series which have the same special function registers (SFRs) as the R8C/27 Group. Check the manual for any additions and modifications to functions. Careful evaluation is recommended before using this application note.



3. Applications

3.1 Timer RC

Timer RC is a 16-bit timer with four I/O pins. Timer RC uses either f1 or fOCO40M as its operation clock. Table 3.1 lists the Timer RC Operation Clock.

Table 3.1 Timer RC Operation Clock

Condition	Timer RC Operation Clock
Count source is f1, f2, f4, f8, f32, or TRCCLK input (bits TCK2 to TCK0 in	f1
TRCCR1 register are set to a value from 000b to 101b)	
Count source is fOCO40M (bits TCK2 to TCK0 in TRCCR1 register are set	fOCO40M
to 110b)	

Table 3.2 lists the Timer RC I/O Pins, and Figure 3.1 shows a Timer RC Block Diagram.

Timer RC has three modes:

• Timer mode

- Input capture function	The counter value is captured to a register, using an external signal as the trigger.				
- Output compare function	Matches between the counter and register values are detected. (Pin output state				
	changes when a match is detected.)				
The following two modes use the output compare function:					

• PWM mode

- Pulses of a given width are output continuously. • PWM2 mode
 - A one-shot waveform or PWM waveform is output following the trigger after the wait time has elapsed.

Input capture function, output compare function, and PWM mode settings may be specified independently for each pin.

In PWM2 mode, waveforms are output based on a combination of the counter and the register. Pin function is decided by the mode.





Figure 3.1 Timer RC Block Diagram

Table 3.2 Timer RC I/O Pins

Pin Name	I/O	Function
TRCIOA(P1_1)	I/O	Function differs according to the mode. Refer to descriptions
TRCIOB(P1_2)		of individual modes for details.
TRCIOC(P5_3 or P3_4) ⁽¹⁾		
TRCIOD(P5_4 or P3_5) ⁽¹⁾		
TRCCLK(P3_3)	Input	External clock input
TRCTRG(P1_1)	Input	PWM2 mode external trigger input

NOTE:

1. The pins used for TRCIOC and TRCIOD are selectable. Refer to the description of bits TRCIOCSEL and TRCIODSEL in the PINSR3 register in the **R8C/27 Group Hardware Manual** for details.



3.2 Registers Associated with Timer RC

Table 3.3 lists the Registers Associated with Timer RC. Figures 3.2 to 3.11 show details of the registers associated with timer RC.

			Мо	de		
			ner			
Address	Symbol	Input Capture Function	Output Compare Function	PWM	PWM2	Related Information
0120h	TRCMR	Valid	Valid	Valid	Valid	Timer RC mode register Figure 3.2 TRCMR Register
0121h	TRCCR1	Valid	Valid	Valid	Valid	Timer RC control register 1 Figure 3.3 TRCCR1 Register Figure 3.15 TRCCR1 Register for PWM Mode
0122h	TRCIER	Valid	Valid	Valid	Valid	Timer RC interrupt enable register Figure 3.4 TRCIER Register
0123h	TRCSR	Valid	Valid	Valid	Valid	Timer RC status register Figure 3.5 TRCSR Register
0124h	TRCIOR0	Valid	Valid	_	_	Timer RC I/O control register 0, timer RC I/O control register 1 Figure 3.11 Registers TRCIOR0 and TRCIOR1
0125h	TRCIOR1					
0126h 0127h	TRC	Valid	Valid	Valid	Valid	Timer RC counter Figure 3.6 TRC Register
0128h 0129h	TRCGRA	Valid	Valid	Valid	Valid	Timer RC general registers A, B, C, and D Figure 3.7 Registers TRCGRA, TRCGRB,
012Ah 012Bh	TRCGRB					TRCGRC, and TRCGRD
012Ch 012Dh	TRCGRC					
012Eh 012Fh	TRCGRD					
0130h	TRCCR2	-	-	_	Valid	Timer RC control register 2 Figure 3.8 TRCCR2 Register
0131h	TRCDF	Valid	-	_	Valid	Timer RC digital filter function select register Figure 3.9 TRCDF Register
0132h	TRCOER	-	Valid	Valid	Valid	Timer RC output mask enable register Figure 3.10 TRCOER Register

Table 3.3 Registers Associated with Timer RC

– : Invalid



b7 b6 b	5 b4 b3 b2 b1 b0				
		Symbol	Address	After Reset	
T		TRCMR	0120h	01001000b	
		Bit Symbol	Bit Name	Function	RW
		PWMB	PWM mode of TRCIOB select bit ⁽²⁾	0: Timer mode 1: PWM mode	RW
		PWMC	PWM mode of TRCIOC select bit ⁽²⁾	0: Timer mode 1: PWM mode	RW
		PWMD	PWM mode of TRCIOD select bit ⁽²⁾	0: Timer mode 1: PWM mode	RW
		PWM2	PWM2 mode select bit	0: PWM 2 mode 1: Timer mode or PWM mode	RW
		BFC	TRCGRC register function select bit ⁽³⁾	0: General register 1: Buffer register of TRCGRA register	RW
		BFD	TRCGRD register function select bit	0: General register 1: Buffer register of TRCGRB register	RW
		(b6)	Nothing is assigned. If necessary, When read, the content is 1.	set to 0.	-
		TSTART	TRC count start bit	0: Count stops 1: Count starts	RW

1. For notes on PWM2 mode, refer to the **R8C/27 Group Hardware Manual**.

2. These bits are enabled when the PWM2 bit is set to 1 (timer mode or PWM mode).

3. Set the BFC bit to 0 (general register) in PWM2 mode.

Figure 3.2 TRCMR Register



b7 b6	b5 b4	b3 b2 b1 b	0			
			Symbol	Address	After Reset	
			TRCCR1	0121h	00h	
			Bit Symbol	Bit Name	Function	RW
			TOA	TRCIOA output level select bit ⁽¹⁾	Function varies according to the operating mode (function). ⁽²⁾	RW
			ТОВ	TRCIOB output level select bit ⁽¹⁾		RW
			тос	TRCIOC output level select bit ⁽¹⁾		RW
			TOD	TRCIOD output level select bit ⁽¹⁾		RW
				Count source select bits ⁽¹⁾	b6 b5 b4	
			тско		0 0 0: f1	RW
					0 0 1: f2	
					0 1 0: f4	
			TCK1		0 1 1:f8	RW
					1 0 0: f32	
				1	1 0 1: TRCCLK input rising edge 1 1 0: fOCO40M	
			TCK2		1 1 1: Do not set.	RW
				TRC counter clear select bit ^(2, 3)	0: Disable clear (free-running	
			CCLR		operation)	RW
			002.1		1: Clear by compare match in the TRCGRA register	

1. Set to these bits when the TSTART bit in the TRCMR register is set to 0 (count stops).

2. Bits CCLR, TOA, TOB, TOC and TOD are disabled for the input capture function of the timer mode.

3. The TRC counter performs free-running operation for the input capture function of the timer mode independent of the CCLR bit setting.













b7 b6 b5 b4 b3	b2 b1 b0	Symbol TRCSR	Address 0123h	After Reset 01110000b	
		Bit Symbol	Bit Name	Function	RW
		IMFA	Input capture/compare match flag A	[Source for setting this bit to 0] Write 0 after read ⁽¹⁾ .	RW
		IMFB	Input capture/compare match flag B	[Source for setting this bit to 1] Refer to the table below .	RW
		IMFC	Input capture/compare match flag C		RW
		IMFD	Input capture/compare match flag D		RW
		—	Nothing is assigned. If necessary, se	et to 0.	
		(b6 - b4)	When read, the content is 1.		
		OVF	Overflow flag	[Source for setting this bit to 0] Write 0 after read ⁽¹⁾ . [Source for setting this bit to 1] Refer to the table below.	RW

NOTE:

1. The writing results are as follow s:

• This bit is set to 0 when the read result is 1 and 0 is written to the same bit.

• This bit remains unchanged even if the read result is 0 and 0 is written to the same bit.

(This bit remains 1 even if it is set to 1 from 0 after reading, and w riting 0.)

• This bit remains unchanged if 1 is written to it.

	Timer Mo	de			
Bit Symbol	Input capture Function	Output Compare	PWM Mode	PWM2 Mode	
		Function			
IMFA	TRCIOA pin input edge ⁽¹⁾	When the values of the registers TRC and TRCGRA match.			
IMFB	TRCIOB pin input edge ⁽¹⁾	When the values of the registers TRC and TRCGRB match.			
IMFC	IMFC TRCIOC pin input edge ⁽¹⁾		When the values of the registers TRC and TRCGRC match. ⁽²⁾		
IMFD TRCIOD pin input edge ⁽¹⁾		When the values of the registers TRC and TRCGRD match. ⁽²⁾			
OVF	OVF When the TRC register overflow s.				
NOTES					

NOTES:

1. Edge selected by bits IOj1 to IOj0 (j = A, B, C, or D).

2. Includes the condition that bits BFC and BFD are set to 1 (buffer registers of registers TRCGRA and TRCGRB).











Figure 3.7 Registers TRCGRA, TRCGRB, TRCGRC, and TRCGRD





3. In timer mode and PWM mode, these bits are disabled.

Figure 3.8 TRCCR2 Register



- 1. These bits are enabled for the input capture function.
- These bits are enabled when in PWM2 mode and bits TCEG1 to TCEG0 in the TRCCR2 register are set to 01b, 10b, or 11b (TRCTRG trigger input enabled).

Figure 3.9 TRCDF Register





Figure 3.10 TRCOER Register



Timer RC I/O Contr	rol Register	0 ⁽¹⁾		
b7 b6 b5 b4 b3 b2 b1 b0	Symbol TRCIOR0	Address 0124h	After Reset 10001000b	
	Bit Symbol	Bit Name	Function	RW
	IOA0	TRCGRA control bits	Function varies according to the operating mode	RW
	IOA1		(function).	RW
	IOA2	TRCGRA mode select bit ⁽²⁾	0: Output compare function 1: Input capture function	RW
	(b3)	Reserved bit	Set to 1.	RW
	IOB0	TRCGRB control bits	Function varies according to the operating mode	RW
	IOB1		(function).	RW
	IOB2	TRCGRB mode select bit ⁽³⁾	0: Output compare function 1: Input capture function	RW
	(b7)	Nothing is assigned. If necessary, set to 0. When read, the content is 1.		_

NOTES:

- 1. The TRCIOR0 register is enabled in timer mode. It is disabled in modes PWM and PWM2.
- 2. When the BFC bit in the TRCMR register is set to 1 (buffer register of TRCGRA register), set the IOC2 bit in the TRCIOR1 register to the same value as the IOA2 bit in the TRCIOR0 register.
- 3. When the BFD bit in the TRCMR register is set to 1 (buffer register of TRCGRB register), set the IOD2 bit in the TRCIOR1 register to the same value as the IOB2 bit in the TRCIOR0 register.

Timer RC I/O Control Register 1⁽¹⁾

b7 b6	b5 b	4 b3 b2	2 b1 b0				
Щ.		M		Symbol	Address	After Reset	
				TRCIOR1	0125h	10001000b	
				Bit Symbol	Bit Name	Function	RW
				IOC0	TRCGRC control bits	Function varies according to the operating mode	RW
				IOC1		(function).	RW
				IOC2	TRCGRC mode select bit ⁽²⁾	0: Output compare function	RW
				1002		1: Input capture function	1.00
			_	Nothing is assigned. If necessary, set to 0.			
				(b3)	When read, the content is 1.		
				IOD0	TRCGRD control bits	Function varies according to the operating mode	RW
				IOD1		(function).	RW
			IOD2	TRCGRD mode select bit ⁽³⁾	0: Output compare function	RW	
				1002		1: Input capture function	ENVV
	 Nothing is assigned. If necessary, set to 0. 		sary, set to 0.				
				(b7)	When read, the content is 1.		_
NOT							

NOTES:

- 1. The TRCIOR1 register is enabled in timer mode. It is disabled in modes PWM and PWM2.
- 2. When the BFC bit in the TRCMR register is set to 1 (buffer register of TRCGRA register), set the IOC2 bit in the TRCIOR1 register to the same value as the IOA2 bit in the TRCIOR0 register.
- 3. When the BFD bit in the TRCMR register is set to 1 (buffer register of TRCGRB register), set the IOD2 bit in the TRCIOR1 register to the same value as the IOB2 bit in the TRCIOR0 register.





3.3 Common Items for Multiple Modes

3.3.1 Count Source

The method of selecting the count source is common to all modes. Table 3.4 lists the Count Source Selection, and Figure 3.12 shows a Count Source Block Diagram

Table 3.4Count Source Selection

Count Source	Selection Method
f1, f2, f4, f8, f32	Count source selected using bits TCK2 to TCK0 in TRCCR1 register
fOCO40M	FRA00 bit in FRA0 register set to 1 (high-speed on-chip oscillator on) and bits TCK2 to TCK0 in TRCCR1 register are set to 110b (fOCO40M)
External signal input to TRCCLK pin	Bits TCK2 to TCK0 in TRCCR1 register are set to 101b (count source is rising edge of external clock) and PD3_3 bit in PD3 register is set to 0 (input mode)



Figure 3.12 Count Source Block Diagram

The pulse width of the external clock input to the TRCCLK pin should be three cycles or more of the timer RC operation clock (see **Table 3.1 Timer RC Operation Clock**).

To select fOCO40M as the count source, set the FRA00 bit in the FRA0 register to 1 (high-speed on-chip oscillator on), and then set bits TCK2 to TCK0 in the TRCCR1 register to 110b (fOCO40M).



3.3.2 Buffer Operation

Bits BFC and BFD in the TRCMR register are used to select the TRCGRC or TRCGRD register as the buffer register for the TRCGRA or TRCGRB register.

- Buffer register for TRCGRA register: TRCGRC register
- Buffer register for TRCGRB register: TRCGRD register

Buffer operation differs depending on the mode.

Table 3.5 lists the Buffer Operation in Each Mode.

Table 3.5Buffer Operation in Each Mode

Function, Mode	Transfer Timing	Transfer Destination Register
Input capture function	Input capture signal input	Contents of TRCGRA (TRCGRB)
		register are transferred to buffer
		register
Output compare function	Compare match between TRC register	Contents of buffer register are
PWM mode	and TRCGRA (TRCGRB) register	transferred to TRCGRA (TRCGRB) register
PWM2 mode	 Compare match between TRC register and TRCGRA register TRCTRG pin trigger input 	Contents of buffer register (TRCGRD) are transferred to TRCGRB register

The output compare function, PWM mode, or PWM2 mode, and the TRCGRC or TRCGRD register is functioning as a buffer register, the IMFC bit or IMFD bit in the TRCSR register is set to 1 when a compare match with the TRC register occurs.



3.3.3 Forced Cutoff of Pulse Output

When using the timer mode's output compare function, the PWM mode, or the PWM2 mode, pulse output from the TRCIOj (j = A, B, C, or D) output pin can be forcibly cut off and the TRCIOj pin set to function as a programmable I/O port by means of input to the $\overline{INT0}$ pin.

A pin used for output by the timer mode's output compare function, the PWM mode, or the PWM2 mode can be set to function as the timer RC output pin by setting the Ej bit in the TRCOER register to 0 (timer RC output enabled). If "L" is input to the $\overline{INT0}$ pin while the PTO bit in the TRCOER register is set to 1 (pulse output forced cutoff signal input $\overline{INT0}$ enabled), bits EA, EB, EC, and ED in the TRCOER register are all set to 1 (timer RC output disabled, TRCIOj output pin functions as the programmable I/O port). When one or two cycles of the timer RC operation clock after "L" input to the $\overline{INT0}$ pin (refer to **Table 3.1 Timer RC Operation Clock**) has elapsed, the TRCIOj output pin becomes a programmable I/O port.

Make the following settings to use this function:

- Set the pin state following forced cutoff of pulse output (high impedance (input), "L" output, or "H" output). (Refer to the **R8C/27 Group Hardware Manual**.)
- Set the INT0EN bit to 1 (INT0 input enabled) and the INT0PL bit to 0 (one edge) in the INTEN register.
- Set the PD4_5 bit in the PD4 register to 0 (input mode).
- Select the INTO digital filter by means of bits INTOF1 to INTOF0 in the INTF register.
- Set the PTO bit in the TRCOER register to 1 (pulse output forced cutoff signal input INTO enabled).

The IR bit in the INTOIC register is set to 1 (interrupt request) in accordance with the setting of the POL bit and a change in the $\overline{INT0}$ pin input (refer to the **R8C/27 Group Hardware Manual**). For details on interrupts, refer to the **R8C/27 Group Hardware Manual**.







Figure 3.13 Forced Cutoff of Pulse Output



3.4 PWM Mode

This mode outputs PWM waveforms. A maximum of three PWM waveforms with the same period are output. The PWM mode, or the timer mode, can be selected for each individual pin. (However, since the TRCGRA register is used when using any pin for the PWM mode, the TRCGRA register cannot be used for the timer mode.)

Table 3.6 lists the Specifications of PWM Mode, Figure 3.14 shows a Block Diagram of PWM Mode, Figure 3.15 shows the registers associated with the PWM mode, Table 3.7 lists the Functions of TRCGRj Register in PWM Mode, and Figures 3.16 and 3.17 show Operating Examples of PWM Mode.

Item	Specification		
Count source	f1, f2, f4, f8, f32, fOCO40M, or external signal (rising edge) input to		
	TRCCLK pin		
Count operation	Increment		
PWM waveform	PWM period: 1/fk × (m + 1)		
	Active level width: 1/fk × (m - n)		
	Inactive width: 1/fk × (n + 1)		
	fk: Count source frequency		
	m: TRCGRA register setting value		
	n: TRCGRj register setting value		
	m+1		
	n+1 m-n ("L" is active level)		
Count start condition	1 (count starts) is written to the TSTART bit in the TRCMR register.		
Count stop condition	0 (count stops) is written to the TSTART bit in the TRCMR register.		
	PWM output pin retains output level before count stops, TRC register		
	retains value before count stops.		
Interrupt request generation	 Compare match (contents of registers TRC and TRCGRj match) 		
timing	The TRC register overflows.		
TRCIOA pin function	Programmable I/O port		
TRCIOB, TRCIOC, and	Programmable I/O port or PWM output (selectable individually by pin)		
TRCIOD pin functions			
INT0 pin function	Programmable I/O port, pulse output forced cutoff signal input, or INTO		
	interrupt input		
Read from timer	The count value can be read by reading the TRC register.		
Write to timer	The TRC register can be written to.		
Select functions	One to three pins selectable as PWM output pins per channel		
	One or more of pins TRCIOB, TRCIOC, and TRCIOD		
	Active level selectable by individual pins		
	• Buffer operation (refer to 3.3.2 Buffer Operation)		
	Pulse output forced cutoff signal input (refer to 3.3.3 Forced Cutoff of		
	Pulse Output)		

Table 3.6 Specifications of PWM Mode

j = A, B, C, or D











	$\prod_{i=1}^{n}$	Symbol TRCCR1	Address 0121h	After Reset 00h	
		Bit Symbol	Bit Name	Function	RW
		TOA	TRCIOA output level select bit ⁽¹⁾	Disabled in PWM mode	RW
		ТОВ	TRCIOB output level select bit ⁽¹⁾	0: Active level "H" (Initial output "L" "H" output by compare match in the TRCGRj register	RW
		TOC	TRCIOC output level select bit ⁽¹⁾	 "L" output by compare match in the TRCGRA register) 1: Active level "L" (Initial output "H" 	RW
		TOD	TRCIOD output level select bit ⁽¹⁾	 "L" output by compare match in the TRCGRj register "H" output by compare match in the TRCGRA register) 	RW
		TCK0	Count source select bits ⁽¹⁾	b6 b5 b4 0 0 0: f1 0 0 1: f2	RW
		TCK1		0 1 0: f4 0 1 1: f8 1 0 0: f32 1 0 1: TRCCLK input rising edge	RW
		TCK2		1 1 0: fOCO40M 1 1 1: Do not set.	RW
		CCLR	TRC counter clear select bit	0: Disable clear (free-running operation) 1: Clear by compare match in the TRCGRA register	RW

Figure 3.15 TRCCR1 Register for PWM Mode

Table 3.7 Functions of TRCGRj Register in PWM Mode

Register	Setting	Register Function	PWM Output Pin
TRCGRA	-	General register. Set the PWM period.	-
TRCGRB	-	General register. Set the PWM output change point.	TRCIOB
TRCGRC	BFC = 0	General register. Set the PWM output change point.	TRCIOC
TRCGRD	BFD = 0		TRCIOD
TRCGRC	BFC = 1	Buffer register. Set the next PWM period (refer to 3.3.2 Buffer Operation).	-
TRCGRD	BFD = 1	Buffer register. Set the next PWM output change point (refer to 3.3.2 Buffer Operation).	TRCIOB

j = A, B, C, or D BFC, BFD: Bits in TRCMR register

NOTE:

1. The output level does not change even when a compare match occurs if the TRCGRA register value (PWM period) is the same as the TRCGRB, TRCGRC, or TRCGRD register value.











Figure 3.17 Operating Example of PWM Mode (Duty 0% and Duty 100%)



3.5 Timer RC Interrupt

Timer RC generates a timer RC interrupt request from five sources. The timer RC interrupt uses a single TRCIC register (bits IR and ILVL0 to ILVL2) and a single vector.

Table 3.8 lists the Registers Associated with Timer RC Interrupt, and Figure 3.18 is a Timer RC Interrupt Block Diagram.

Table 3.8	Registers Associated with Timer RC Interrupt
-----------	--

Timer RC Status Register	Timer RC Interrupt Enable Register	Timer RC Interrupt Control Register
TRCSR0	TRCIER	TRCIC



Figure 3.18 Timer RC Interrupt Block Diagram

Like other maskable interrupts, the timer RC interrupt is controlled by the combination of the I flag, IR bit, bits ILVL0 to ILVL2, and IPL. However, it differs from other maskable interrupts in the following respects because a single interrupt source (timer RC interrupt) is generated from multiple interrupt request sources.

- The IR bit in the TRCIC register is set to 1 (interrupt requested) when a bit in the TRCSR register is set to 1 and the corresponding bit in the TRCIER register is also set to 1 (interrupt enabled).
- The IR bit is set to 0 (no interrupt request) when the bit in the TRCSR register or the corresponding bit in the TRCIER register is set to 0, or both are set to 0. In other words, the interrupt request is not maintained if the IR bit is once set to 1, but the interrupt is not acknowledged.
- If after the IR bit is set to 1, another interrupt source is triggered, the IR bit remains set to 1 and does not change.
- If multiple bits in the TRCIER register are set to 1, use the TRCSR register to determine the source of the interrupt request.
- The bits in the TRCSR register are not automatically set to 0 when an interrupt is acknowledged. Set them to 0 within the interrupt routine. Refer to Figure 3.5 TRCSR Register for the procedure for setting these bits to 0.

Refer to Figure 3.4 TRCIER Register, for details on the TRCIER register.

Refer to the **R8C/27 Group Hardware Manual** for details on the TRCIC register and for information on interrupt vectors.



3.6 Notes on Timer RC

3.6.1 TRC Register

• The following note applies when the CCLR bit in the TRCCR1 register is set to 1 (clear TRC register at compare match with TRCGRA register).

When using a program to write a value to the TRC register while the TSTART bit in the TRCMR register is set to 1 (count starts), ensure that the write does not overlap with the timing with which the TRC register is set to 0000h.

If the timing of the write to the TRC register and the setting of the TRC register to 0000h coincide, the write value will not be written to the TRC register and the TRC register will be set to 0000h.

Reading from the TRC register immediately after writing to it can result in the value previous to the write being read out. To prevent this, execute the JMP.B instruction between the read and the write instructions.
 Program Example MOV.W #XXXXh, TRC ;Write

xample	MOV.W	#XXXXh, TRC	;Write
	JMP.B	L1	;JMP.B instruction
L1:	MOV.W	TRC,DATA	;Read

3.6.2 TRCSR Register

Reading from the TRCSR register immediately after writing to it can result in the value previous to the write being read out. To prevent this, execute the JMP.B instruction between the read and the write instructions.

Program Example	MOV.B	#XXh, TRCSR	;Write
	JMP.B	L1	;JMP.B instruction
L1:	MOV.B	TRCSR,DATA	;Read

3.6.3 Count Source Switching

• Stop the count before switching the count source.

Switching procedure:

- (1) Set the TSTART bit in the TRCMR register to 0 (count stops).
- (2) Change the settings of bits TCK2 to TCK0 in the TRCCR1 register.

• After switching the count source from fOCO40M to another clock, allow a minimum of two cycles of f1 to elapse after changing the clock setting before stopping fOCO40M.

Switching procedure:

- (1) Set the TSTART bit in the TRCMR register to 0 (count stops).
- (2) Change the settings of bits TCK2 to TCK0 in the TRCCR1 register.
- (3) Wait for a minimum of two cycles of f1.
- (4) Set the FRA00 bit in the FRA0 register to 0 (high-speed on-chip oscillator off).



4. Program Overview

This program can be used on timer RC to output a compare match signal between timer RC counter and general registers (TRCIOB, TRCIOC, and TRCIOD) at the PWM period (100 µs). The output signals are as follows.

TRCIOB pin: inactive level ("L") active level ("H")	$25 \ \mu s = 40 \ \text{MHz} \times (\text{TRCGRB} + 1) = 25 \ \text{ns} \times 1000$ $75 \ \mu s = 40 \ \text{MHz} \times ((\text{TRCGRA} + 1) - (\text{TRCGRB} + 1))$ $= 25 \ \text{ns} \times (4000 - 1000) = 25 \ \text{ns} \times 3000$
TRCIOC pin: inactive level ("L") active level ("H")	$50 \ \mu s = 40 \ MHz \times (TRCGRC + 1) = 25 \ ns \times 2000$ $50 \ \mu s = 40 \ MHz \times ((TRCGRA + 1) - (TRCGRC + 1))$ $= 25 \ ns \times (4000 - 2000) = 25 \ ns \times 2000$
TRCIOC pin: inactive level ("L") active level ("H")	75 μ s = 40 MHz × (TRCGRD + 1) = 25 ns × 3000 25 μ s = 40 MHz × ((TRCGRA + 1) – (TRCGRD + 1)) = 25 ns × (4000 – 3000) = 25 ns × 1000

Set TRCGRA to the PWM period (100 $\mu s).$

 $100 \ \mu s = 40 \ MHz \ (TRCGRA + 1)$

 $= 25 \text{ ns} \times 4000$

The setting conditions of this program are as follows:

• Select the high-speed on-chip oscillator (fOCOM40M) as count source.

• Select P3_4 for TRCIOC pin.

• Select P3_5 for TRCIOD pin.

• Clear timer RC counter (TRC) by compare match with TRCGRA.

• For the TRCIOB pin, set the output level to active ("H") and the initial level to inactive ("L")

• For the TRCIOC pin, set the output level to active ("H") and the initial level to inactive ("L")

• For the TRCIOD pin, set the output level to active ("H") and the initial level to inactive ("L")

• Output an active level signal ("H") from the TRCIOB output pin at compare match between TRC and TRCGRB.

• Output an active level signal ("H") from the TRCIOC output pin at compare match between TRC and TRCGRC.

• Output an active level signal ("H") from the TRCIOD output pin at compare match between TRC and TRCGRD.

• Output an inactive level signal ("L") from the TRCIOB, TRCIOC, and TRCIOD output pins at compare match between TRC and TRCGRA.

• Do not use the pulse output forced cutoff input function.

Figure 4.1 shows the Pin Used.





Figure 4.1 Pin Used

4.1 Function Table

Table 4.1

Declaration	void timer_rc_init(void)			
Overview	SFR initial setting	SFR initial setting associated with timer RC		
Argument	Argument name	Argument name		
	None			
Variable used (global)	Variable name		Usage	
	None			
Return value	Туре	Value	Meaning	
	None			
Function	Initialize the SFR	Initialize the SFR registers associated with timer RC		



4.2 Flow chart

4.2.1 Main Function

(main()	
asm("FCLR I")	Interrupt disabled
pcr0 ← 1	System control register protect cancelled
	High-speed on-chip oscillator clock: Divide-by-5 mode
	High-speed on-chip oscillator on
 	Low-speed on-chip oscillator on
	Select high-speed on-chip oscillator
cm16 ← 0 cm17 ← 0	- Main clock frequency: No division
cm06 ← 0	CM16 and CM17 enabled
par0 ← 0	System control register protect
Timer RC SFR initial setting timer_rc_init()	Initialize timer RC SFR setting (Set to PWM mode)
imfa_trcsr = 1?	Are contents of registers TRC and TRCGRA matched?
Yes imfa_trcsr ← 0	Clear input capture/compare match flag A
imfb_trcsr = 1? Ves	Are contents of registers TRC and TRCGRB matched?
imfb_trcsr ←0	Clear input capture/compare match flag B
imfc_trcsr = 1?	Are contents of registers TRC and TRCGRC matched?
Yes imfc_trcsr ← 0	Clear input capture/compare match flag C
imfd_trcsr = 1? No	Are contents of registers TRC and TRCGRD matched?
Yes imfd_trcsr ←0	Clear input capture/compare match flag D



4.2.2 Timer RC SER Initial Setting 1





4.2.3 Timer RC SER Initial Setting 2



Initialize TRC register count value to 0

Count period: Set to 100 μs (25 ns \times 4000 = 100 $\mu s)$

PWM output change point for TRCIOB pin: Set to 25 μ s (25 ns \times 1000 = 25 μ s)

PWM output change point for TRCIOC pin: Set to 50 μs (25 ns \times 2000 = 50 $\mu s)$

PWM output change point for TRCIOD pin: Set to 75 μs (25 ns \times 3000 = 75 $\mu s)$

Interrupt disabled

TRC count starts



5. Sample Programming Code

A sample program can be downloaded from the Renesas Technology website. To download, click "Application Notes" in the left-hand side menu on the R8C/Tiny Series page.

6. Reference Documents

Hardware Manual

R8C/27 Group Hardware Manual The latest version can be downloaded from the Renesas Technology website.

Technical Update/Technical News The latest information can be downloaded from the Renesas Technology website.



Website and Support

Renesas Technology website http://www.renesas.com/

Inquiries http://www.renesas.com/inquiry csc@renesas.com

REVISION HISTORY	R8C/27 Group
	Timer RC in PWM Mode

Rev.	Date	Description		
		Page	Page Summary	
1.00	Dec 01, 2006	 First Edition issued 		
1.10	Oct 09, 2008	27 Flowchart revised		
		 Sample program revised 		

All trademarks and registered trademarks are the property of their respective owners.

Notes regarding these materials

- This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.
- 2. Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
- 3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
- 4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (http://www.renesas.com)
- 5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
- 6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.
- 7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
- 8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below: (1) artificial life support devices or systems
 - (2) surgical implantations

RENESAS

- (3) healthcare intervention (e.g., excision, administration of medication, etc.)
- (4) any other purposes that pose a direct threat to human life

Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.

- 9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
- damages arising out of the use of Renesas products beyond such specified ranges.
 10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment.
- 12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.
- 13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.

© 2008. Renesas Technology Corp., All rights reserved. Printed in Japan.