Renesas

# RX Family RXv2 Instruction Set Architecture User's Manual: Software 

## RENESAS 32-Bit MCU RX Family

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (http://www.renesas.com).

## Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; and safety equipment etc.
Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.
6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

## Preface

This manual has been prepared to give the users a thorough understanding of the RXv2 instruction set architecture (RXv2) software as well as the ability to fully utilize the functions.

This manual contains detailed descriptions of CPU features and instruction sets, useful for a wide range of applications.
For information about RX Family hardware products and development support tools, also refer to the user's manuals or the operation manuals for the respective products.

## Notation in This Manual

The following is a list of the elements of the notation used in this manual.

| Classification | Notation | Meaning |
| :---: | :---: | :---: |
| Symbols | IMM | Immediate value |
|  | SIMM | Immediate value for sign extension according to the processing size |
|  | UIMM | Immediate value for zero extension according to the processing size |
|  | src | Source of an instruction operand |
|  | dest | Destination of an instruction operand |
|  | dsp | Displacement of relative addressing |
|  | pcdsp | Displacement of relative addressing of the program counter |
|  | [ ] | Represents indirect addressing |
|  | Rn | General-purpose register. R0 to R15 are specifiable unless stated otherwise. |
|  | Rs | General-purpose register as a source. R0 to R15 are specifiable unless stated otherwise. |
|  | Rs2 | In the instructions where two general-purpose registers can be specified for operand, the first general-purpose register specified as a source is described as Rs and the second general-purpose register specified as a source is described as Rs2. |
|  | Rd | General-purpose register as a destination. R0 to R15 are specifiable unless stated otherwise. |
|  | Rd2 | In the instructions where two general-purpose registers can be specified for operand, the first general-purpose register specified as a destination is described as Rd and the second general-purpose register specified as a destination is described as Rd 2 . |
|  | Rb | General-purpose register specified as a base register. R0 to R15 are specifiable unless stated otherwise. |
|  | Ri | General-purpose register as an index register. R0 to R15 are specifiable unless stated otherwise. |
|  | Rx | Represents a control register. The PC, ISP, USP, INTB, EXTB, PSW, BPC, BPSW, FINTV, and FPSW are selectable, although the PC is only selectable as the src operand of MVFC and PUSHC instructions. |
|  | flag | Represents a bit ( U or I) or flag ( $\mathrm{O}, \mathrm{S}, \mathrm{Z}$, or C) in the PSW. |
|  | Adest | Accumulator as a destination. A 0 and A 1 are specifiable. |
|  | Asrc | Accumulator as a source. A0 and A1 are specifiable. |
|  | tmp, tmp0, tmp1, tmp2, tmp3 | Temporary registers |
| Values | 000b | Binary number |
|  | 0000h | Hexadecimal number |


| Classification | Notation | Meaning |
| :---: | :---: | :---: |
| Bit length | \#IMM: 8 etc. | Represents the effective bit length for the operand symbol. |
|  | :1 | Indicates an effective length of one bit. |
|  | :2 | Indicates an effective length of two bits. |
|  | : 3 | Indicates an effective length of three bits. |
|  | :4 | Indicates an effective length of four bits. |
|  | : 5 | Indicates an effective length of five bits. |
|  | :8 | Indicates an effective length of eight bits. |
|  | :16 | Indicates an effective length of 16 bits. |
|  | :24 | Indicates an effective length of 24 bits. |
|  | :32 | Indicates an effective length of 32 bits. |
| Size specifiers | MOV.Wetc. | Indicates the size that an instruction handles. |
|  | . B $^{\text {I }}$ | Byte (8 bits) is specified. |
|  | .W | Word (16 bits) is specified. |
|  | . L | Longword (32 bits) is specified. |
| Branch distance specifiers | BRA.A etc. | Indicates the length of the valid bits to represent the distance to the branch relative destination. |
|  | . S | 3 -bit PC forward relative is specified. The range of valid values is 3 to 10 . |
|  | . ${ }^{\text {B }}$ | 8 -bit PC relative is specified. The range of valid values is -128 to 127. |
|  | W | 16 -bit PC relative is specified. The range of valid values is -32768 to 32767 . |
|  | . A | 24-bit PC relative is specified. The range of valid values is -8388608 to 8388607. |
|  | . L | 32-bit PC relative is specified. The range of valid values is -2147483648 to 2147483647. |
| Size extension specifiers added to memory operands | dsp:16[Rs].UB etc. | Indicates the size of a memory operand and the type of extension. If the specifier is omitted, the memory operand is handled as longword. |
|  | . $\mathrm{B}^{\text {I }}$ | Byte (8 bits) is specified. The extension is sign extension. |
|  | UB | Byte ( 8 bits) is specified. The extension is zero extension. |
|  | W | Word (16 bits) is specified. The extension is sign extension. |
|  | .UW | Word (16 bits) is specified. The extension is zero extension. |
|  | . L | Longword (32 bits) is specified. |


| Classification | Notation | Meaning |
| :---: | :---: | :---: |
| Operations | (Operations in this manual are written in accord with C language syntax. The following is the notation in this manual.) |  |
|  | = | Assignment operator. The value on the right is assigned to the variable on the left. |
|  | - | Indicates negation as a unary operator or a "difference" as a binary operator. |
|  | + | Indicates "sum" as a binary operator. |
|  | * | Indicates a pointer or a "product" as a binary operator. |
|  | 1 | Indicates "quotient" as a binary operator. |
|  | \% | Indicates "remainder" as a binary operator. |
|  | ~ | Indicates bit-wise "NOT" as a unary operator. |
|  | \& | Indicates bit-wise "AND" as a binary operator. |
|  | \| | Indicates bit-wise "OR" as a binary operator. |
|  | $\wedge$ | Indicates bit-wise "Exclusive OR" as a binary operator. |
|  | ; | Indicates the end of a statement. |
|  | \{ \} | Indicates the start and end of a complex sentence. Multiple statements can be put in \{ \}. |
|  | if (expression) statement 1 else statement 2 | Indicates an if-statement. The expression is evaluated; statement 1 is executed if the result is true and statement 2 is executed if the result is false. |
|  | for (statement 1; expression; statement 2) statement 3 | Indicates a for-statement. After executing statement 1 and then evaluating the expression, statement 3 is executed if the result is true. After statement 3 is executed the first time, the expression is evaluated after executing statement 2. |
|  | do statement while (expression); | Indicates a do-statement. As long as the expression is true, the statement is executed. Regardless of whether the expression is true or false, the statement is executed at least once. |
|  | while (expression) statement | Indicates a while-statement. As long as the expression is true, the statement is executed. |
| Operations | ==, != | Comparison operators. "==" means "is equal to" and "!=" means "is not equal to". |
|  | >, < | Comparison operators. ">" means "greater than" and "<" means "less than". |
|  | $>=,<=$ | Comparison operators. The condition includes "==" as well as ">" or "<". |
|  | \&\& | Logical operator. Indicates the "AND" of the conditions to the left and right of the operator. |
|  | \|| | Logical operator. Indicates the "OR" of the conditions to the left and right of the operator. |
|  | <<, >> | Shift operators, respectively indicating leftward and rightward shifts. |
|  | ! | Logical operator, that is, inversion of the boolean value of a variable or expression. |
| Floating point number | NaN | Not a number |
| Floating-point standard | SNaN | Signaling NaN |
|  | QNaN | Quiet NaN |

## Contents

Preface ..... 3
List of RXv2 Instruction Set Architecture Instructions for RX Family ..... 9
Quick Page Reference in Alphabetical Order. ..... 9
Section 1 CPU Programming Model ..... 13
1.1 Features ..... 13
1.2 Register Set of the CPU ..... 14
1.2.1 General-Purpose Registers (R0 to R15) ..... 15
1.2.2 Control Registers ..... 15
1.2.2.1 Interrupt Stack Pointer (ISP)/User Stack Pointer (USP) ..... 16
1.2.2.2 Interrupt Table Register (INTB) ..... 16
1.2.2.3 Program Counter (PC) ..... 16
1.2.2.4 Processor Status Word (PSW) ..... 17
1.2.2.5 Backup PC (BPC) ..... 19
1.2.2.6 Backup PSW (BPSW) ..... 19
1.2.2.7 Fast Interrupt Vector Register (FINTV) ..... 19
1.2.2.8 Floating-Point Status Word (FPSW) ..... 20
1.2.2.9 Exception Vector Table Register (EXTB) ..... 22
1.2.3 Accumulator ..... 23
1.3 Floating-Point Exceptions ..... 24
1.3.1 Overflow ..... 24
1.3.2 Underflow ..... 24
1.3.3 Inexact ..... 25
1.3.4 Division-by-Zero ..... 25
1.3.5 Invalid Operation ..... 26
1.3.6 Unimplemented Processing ..... 27
1.4 Processor Mode ..... 28
1.4.1 Supervisor Mode ..... 28
1.4.2 User Mode ..... 28
1.4.3 Privileged Instruction ..... 28
1.4.4 Switching Between Processor Modes ..... 28
1.5 Data Types ..... 29
1.5.1 Integer ..... 29
1.5.2 Floating-Point ..... 29
1.5.3 Bitwise Operations ..... 30
1.5.4 Strings ..... 30
1.6 Data Arrangement ..... 31
1.6.1 Data Arrangement in Registers ..... 31
1.6.2 Data Arrangement in Memory ..... 31
1.7 Vector Table ..... 32
1.7.1 Exception Vector Table ..... 32
1.7.2 Interrupt Vector Table ..... 33
1.8 Address Space ..... 34
Section 2 Addressing Modes. ..... 35
2.1 Guide to This Section ..... 36
2.2 Addressing Modes ..... 37
2.2.1 Ranges for Immediate Values ..... 41
Section 3 Instruction Descriptions ..... 42
3.1 Overview of Instruction Set ..... 42
3.2 List of RXv2 Extended Instruction Set ..... 49
3.2.1 RXv2 Newly Added Instructions ..... 49
3.2.2 Specification Extended Instructions ..... 50
3.3 Guide to This Section ..... 51
3.4 Instructions in Detail ..... 57
Section 4 Instruction Code ..... 207
4.1 Guide to This Section ..... 207
4.2 Instruction Code Described in Detail ..... 210
Section 5 EXCEPTIONS ..... 302
5.1 Types of Exception ..... 302
5.1.1 Undefined Instruction Exception ..... 303
5.1.2 Privileged Instruction Exception ..... 303
5.1.3 Access Exception ..... 303
5.1.4 Floating-Point Exceptions ..... 303
5.1.5 Reset ..... 303
5.1.6 Non-Maskable Interrupt ..... 303
5.1.7 Interrupts ..... 303
5.1.8 Unconditional Trap ..... 303
5.2 Exception Handling Procedure ..... 304
5.3 Acceptance of Exceptions ..... 306
5.3.1 Timing of Acceptance and Saved PC Value ..... 306
5.3.2 Vector and Site for Preserving the PC and PSW ..... 307
5.4 Hardware Processing for Accepting and Returning from Exceptions ..... 308
5.5 Hardware Pre-processing ..... 309
5.5.1 Undefined Instruction Exception ..... 309
5.5.2 Privileged Instruction Exception ..... 309
5.5.3 Access Exception ..... 309
5.5.4 Floating-Point Exceptions ..... 309
5.5.5 Reset ..... 309
5.5.6 Non-Maskable Interrupt ..... 310
5.5.7 Interrupts ..... 310
5.5.8 Unconditional Trap ..... 310
5.6 Return from Exception Handling Routines ..... 311
5.7 Order of Priority for Exceptions ..... 311
Index ..... 312
REVISION HISTORY ..... 314

## List of RXv2 Instruction Set Architecture Instructions for RX Family

## Quick Page Reference in Alphabetical Order (1 / 4)

| Mnemonic |  | Function | Instruction Described in Detail (on Page) | Instruction Code Described in Detail (on Page) |
| :---: | :---: | :---: | :---: | :---: |
| ABS |  | Absolute value | 58 | 211 |
| ADC |  | Addition with carry | 59 | 212 |
| ADD |  | Addition without carry | 60 | 213 |
| AND |  | Logical AND | 62 | 215 |
| BCLR |  | Clearing a bit | 64 | 217 |
| BCnd | BGEU | Relative conditional branch | 65 | 219 |
|  | BC |  | 65 | 219 |
|  | BEQ |  | 65 | 219 |
|  | BZ |  | 65 | 219 |
|  | BGTU |  | 65 | 219 |
|  | BPZ |  | 65 | 219 |
|  | BGE |  | 65 | 219 |
|  | BGT |  | 65 | 219 |
|  | BO |  | 65 | 219 |
|  | BLTU |  | 65 | 219 |
|  | BNC |  | 65 | 219 |
|  | BNE |  | 65 | 219 |
|  | BNZ |  | 65 | 219 |
|  | BLEU |  | 65 | 219 |
|  | BN |  | 65 | 219 |
|  | BLE |  | 65 | 219 |
|  | BLT |  | 65 | 219 |
|  | BNO |  | 65 | 219 |
| BMCnd | BMGEU | Conditional bit transfer | 66 | 221 |
|  | BMC |  | 66 | 221 |
|  | BMEQ |  | 66 | 221 |
|  | BMZ |  | 66 | 221 |
|  | BMGTU |  | 66 | 221 |
|  | BMPZ |  | 66 | 221 |
|  | BMGE |  | 66 | 221 |
|  | BMGT |  | 66 | 221 |
|  | BMO |  | 66 | 221 |
|  | BMLTU |  | 66 | 221 |
|  | BMNC |  | 66 | 221 |
|  | BMNE |  | 66 | 221 |
|  | BMNZ |  | 66 | 221 |
|  | BMLEU |  | 66 | 221 |
|  | BMN |  | 66 | 221 |
|  | BMLE |  | 66 | 221 |
|  | BMLT |  | 66 | 221 |
|  | BMNO |  | 66 | 221 |
| BNOT |  | Inverting a bit | 68 | 222 |

## Quick Page Reference in Alphabetical Order (2 I 4)

| Mnemonic | Function | Instruction Described in Detail (on Page) | Instruction Code Described in Detail (on Page) |
| :---: | :---: | :---: | :---: |
| BRA | Unconditional relative branch | 69 | 224 |
| BRK | Unconditional trap | 70 | 225 |
| BSET | Setting a bit | 71 | 225 |
| BSR | Relative subroutine branch | 72 | 227 |
| BTST | Testing a bit | 73 | 228 |
| CLRPSW | Clear a flag or bit in the PSW | 74 | 230 |
| CMP | Comparison | 75 | 231 |
| DIV | Signed division | 76 | 233 |
| DIVU | Unsigned division | 78 | 235 |
| EMACA | Extend multiply-accumulate to the accumulator | 80 | 236 |
| EMSBA | Extended multiply-subtract to the accumulator | 81 | 236 |
| EMUL | Signed multiplication | 82 | 237 |
| EMULA | Extended multiply to the accumulator | 84 | 238 |
| EMULU | Unsigned multiplication | 85 | 238 |
| FADD | Floating-point addition | 87 | 240 |
| FCMP | Floating-point comparison | 90 | 241 |
| FDIV | Floating-point division | 93 | 242 |
| FMUL | Floating-point multiplication | 95 | 243 |
| FSQRT | Floating-point square root | 98 | 244 |
| FSUB | Floating-point subtraction | 98 | 245 |
| FTOI | Floating point to integer conversion | 103 | 246 |
| FTOU | Floating point to integer conversion | 106 | 246 |
| INT | Software interrupt | 109 | 247 |
| ITOF | Integer to floating-point conversion | 110 | 247 |
| JMP | Unconditional jump | 112 | 248 |
| JSR | Jump to a subroutine | 113 | 248 |
| MACHI | Multiply-Accumulate the high-order word | 114 | 249 |
| MACLH | Multiply-Accumulate the lower-order word and higher-order word | 115 | 249 |
| MACLO | Multiply-Accumulate the low-order word | 116 | 250 |
| MAX | Selecting the highest value | 117 | 250 |
| MIN | Selecting the lowest value | 118 | 252 |
| MOV | Transferring data | 119 | 253 |
| MOVCO | Storing with LI flag clear | 122 | 258 |
| MOVLI | Loading with LI flag set | 123 | 258 |
| MOVU | Transfer unsigned data | 124 | 259 |
| MSBHI | Multiply-Subtract the higher-order word | 126 | 260 |
| MSBLH | Multiply-Subtract the lower-order word and higher-order word | 127 | 260 |
| MSBLO | Multiply-Subtract the lower-order word | 128 | 261 |
| MUL | Multiplication | 129 | 261 |
| MULHI | Multiply the high-order word | 131 | 263 |
| MULLH | Multiply the lower-order word and higherorder word | 132 | 263 |
| MULLO | Multiply the low-order word | 133 | 264 |

Quick Page Reference in Alphabetical Order (3 / 4)

| Mnemonic | Function | Instruction Described in Detail (on Page) | Instruction Code Described in Detail (on Page) |
| :---: | :---: | :---: | :---: |
| MVFACGU | Move the guard longword from the accumulator | 134 | 264 |
| MVFACHI | Move the high-order longword from accumulator | 135 | 265 |
| MVFACLO | Move the lower-order longword from the accumulator | 136 | 265 |
| MVFACMI | Move the middle-order longword from accumulator | 137 | 266 |
| MVFC | Transfer from a control register | 138 | 266 |
| MVTACGU | Move the guard longword to the accumulator | 139 | 267 |
| MVTACHI | Move the high-order longword to accumulator | 140 | 267 |
| MVTACLO | Move the low-order longword to accumulator | 141 | 268 |
| MVTC | Transfer to a control register | 142 | 269 |
| MVTIPL <br> (privileged instruction) | Interrupt priority level setting | 143 | 270 |
| NEG | Two's complementation | 144 | 271 |
| NOP | No operation | 145 | 271 |
| NOT | Logical complementation | 146 | 272 |
| OR | Logical OR | 147 | 273 |
| POP | Restoring data from stack to register | 149 | 274 |
| POPC | Restoring a control register | 150 | 275 |
| POPM | Restoring multiple registers from the stack | 151 | 275 |
| PUSH | Saving data on the stack | 152 | 276 |
| PUSHC | Saving a control register | 153 | 277 |
| PUSHM | Saving multiple registers | 154 | 277 |
| RACL | Round the accumulator longword | 155 | 278 |
| RACW | Round the accumulator word | 157 | 278 |
| RDACL | Round the accumulator longword | 159 | 279 |
| RDACW | Round the accumulator word | 161 | 279 |
| REVL | Endian conversion | 163 | 280 |
| REVW | Endian conversion | 164 | 280 |
| RMPA | Multiply-and-accumulate operation | 165 | 281 |
| ROLC | Rotation with carry to left | 167 | 281 |
| RORC | Rotation with carry to right | 168 | 282 |
| ROTL | Rotation to left | 169 | 282 |
| ROTR | Rotation to right | 170 | 283 |
| ROUND | Conversion from floating-point to integer | 171 | 284 |
| RTE <br> (privileged instruction) | Return from the exception | 174 | 284 |
| RTFI <br> (privileged instruction) | Return from the fast interrupt | 175 | 285 |
| RTS | Returning from a subroutine | 176 | 285 |
| RTSD | Releasing stack frame and returning from subroutine | 177 | 285 |
| SAT | Saturation of signed 32-bit data | 179 | 286 |

## Quick Page Reference in Alphabetical Order (4 / 4)

| Mnemonic |  | Function | Instruction Described in Detail (on Page) | Instruction Code Described in Detail (on Page) |
| :---: | :---: | :---: | :---: | :---: |
| SATR |  | Saturation of signed 64-bit data for RMPA | 180 | 286 |
| SBB |  | Subtraction with borrow | 181 | 287 |
| SCCnd | SCGEU | Condition setting | 182 | 288 |
|  | SCC |  | 182 | 288 |
|  | SCEQ |  | 182 | 288 |
|  | SCZ |  | 182 | 288 |
|  | SCGTU |  | 182 | 288 |
|  | SCPZ |  | 182 | 288 |
|  | SCGE |  | 182 | 288 |
|  | SCGT |  | 182 | 288 |
|  | SCO |  | 182 | 288 |
|  | SCLTU |  | 182 | 288 |
|  | SCNC |  | 182 | 288 |
|  | SCNE |  | 182 | 288 |
|  | SCNZ |  | 182 | 288 |
|  | SCLEU |  | 182 | 288 |
|  | SCN |  | 182 | 288 |
|  | SCLE |  | 182 | 288 |
|  | SCLT |  | 182 | 288 |
|  | SCNO |  | 182 | 288 |
| SCMPU |  | String comparison | 184 | 288 |
| SETPSW |  | Setting a flag or bit in the PSW | 185 | 289 |
| SHAR |  | Arithmetic shift to the right | 186 | 290 |
| SHLL |  | Logical and arithmetic shift to the left | 187 | 291 |
| SHLR |  | Logical shift to the right | 188 | 292 |
| SMOVB |  | Transferring a string backward | 189 | 293 |
| SMOVF |  | Transferring a string forward | 190 | 293 |
| SMOVU |  | Transferring a string | 191 | 293 |
| SSTR |  | Storing a string | 192 | 294 |
| STNZ |  | Transfer with condition | 193 | 294 |
| STZ |  | Transfer with condition | 194 | 295 |
| SUB |  | Subtraction without borrow | 195 | 296 |
| SUNTIL |  | Searching for a string | 196 | 297 |
| SWHILE |  | Searching for a string | 198 | 297 |
| TST |  | Logical test | 200 | 298 |
| UTOF |  | Integer to floating-point conversion | 201 | 299 |
| WAIT (privileged instruction) |  | Waiting | 203 | 300 |
| XCHG |  | Exchanging values | 204 | 300 |
| XOR |  | Logical exclusive or | 206 | 301 |

## Section 1 CPU Programming Model

The RXv2 instruction set architecture (RXv2) has upward compatibility with the RXv1 instruction set architecture (RXv1).

- Adoption of variable-length instruction format

As with RXv1, the RXv2 CPU has short formats for frequently used instructions, facilitating the development of efficient programs that take up less memory.

- Powerful instruction set

The RXv2 supports 109 selected instructions. Moreover, DSP instructions and floating-point operation instructions are added, thus realizing high-speed arithmetic processing.

- Versatile addressing modes

The RXv2 CPU has 11 versatile addressing modes, with register-register operations, register-memory operations, and bitwise operations included. Data transfer between memory locations is also possible.

### 1.1 Features

- Minimum instruction execution rate: One clock cycle
- Address space: 4-Gbyte linear addresses
- Register set of the CPU

General purpose: Sixteen 32-bit registers
Control: Ten 32-bit registers
Accumulator: Two 72-bit registers

- Variable-length instruction format (lengths from one to eight bytes)
- 109 instructions/11 addressing modes

Basic instructions: 75
Floating-point operation instructions: 11
DSP instructions: 23

- Processor modes

Supervisor mode and user mode

- Vector tables

Exception vector table and interrupt vector table

- Memory protection unit (as an optional function)
- Data arrangement

Selectable as little endian or big endian

### 1.2 Register Set of the CPU

The RXv2 CPU has sixteen general-purpose registers, ten control registers, and two accumulator used for DSP instructions.


Note: 1. The stack pointer (SP) can be the interrupt stack pointer (ISP) or user stack pointer (USP), according to the value of the $U$ bit in the PSW.

Figure 1.1 Register Set of the CPU

### 1.2.1 General-Purpose Registers (R0 to R15)

This CPU has sixteen 32-bit general-purpose registers (R0 to R15). R1 to R15 can be used as data register or address register.

R0, a general-purpose register, also functions as the stack pointer (SP). The stack pointer is switched to operate as the interrupt stack pointer (ISP) or user stack pointer (USP) by the value of the stack pointer select bit (U) in the processor status word (PSW).

### 1.2.2 Control Registers

This CPU has the following ten control registers.

- Interrupt stack pointer (ISP)
- User stack pointer (USP)
- Interrupt table register (INTB)
- Program counter (PC)
- Processor status word (PSW)
- Backup PC (BPC)
- Backup PSW (BPSW)
- Fast interrupt vector register (FINTV)
- Floating-point status word (FPSW)
- Exception table register (EXTB)


### 1.2.2.1 Interrupt Stack Pointer (ISP)/User Stack Pointer (USP)



Value after reset: $0 \begin{array}{llllllllllllllllllllllllllllllllllllllllllllll} & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0\end{array}$



The stack pointer (SP) can be either of two types, the interrupt stack pointer (ISP) or the user stack pointer (USP). Whether the stack pointer operates as the ISP or USP depends on the value of the stack pointer select bit (U) in the processor status word (PSW).

### 1.2.2.2 Interrupt Table Register (INTB)



Value after reset: Undefined

The interrupt table register (INTB) specifies the address where the interrupt vector table starts.

### 1.2.2.3 Program Counter (PC)



Value after reset: Reset vector (Contents of addresses FFFFFFFFCh to FFFFFFFFFh)

The program counter (PC) indicates the address of the instruction being executed.

### 1.2.2.4 Processor Status Word (PSW)



| Bit | Symbol | Bit Name | Description | R/W |
| :---: | :---: | :---: | :---: | :---: |
| b0 | C | Carry flag | 0 : No carry has occurred. | R/W |
|  |  |  | 1: A carry has occurred. |  |
| b1 | Z | Zero flag | 0 : Result is non-zero. | R/W |
|  |  |  | 1: Result is 0 . |  |
| b2 | S | Sign flag | 0 : Result is a positive value or 0 . | R/W |
|  |  |  | 1: Result is a negative value. |  |
| b3 | O | Overflow flag | 0: No overflow has occurred. | R/W |
|  |  |  | 1: An overflow has occurred. |  |
| b15 to b4 | - | Reserved | These bits are read as 0 . The write value should be 0 . | R/W |
| b16 | $1^{* 1}$ | Interrupt enable bit | 0: Interrupt disabled. | R/W |
|  |  |  | 1: Interrupt enabled. |  |
| b17 | $\mathrm{U}^{* 1}$ | Stack pointer select bit | 0: Interrupt stack pointer (ISP) is selected. | R/W |
|  |  |  | 1: User stack pointer (USP) is selected. |  |
| b19, b18 | - | Reserved | These bits are read as 0 . The write value should be 0 . | R/W |
| b20 | PM ${ }^{* 1, * 2, * 3}$ | Processor mode select bit | 0 : Supervisor mode is selected. | R/W |
|  |  |  | 1: User mode is selected. |  |
| b23 to b21 | - | Reserved | These bits are read as 0 . The write value should be 0 . | R/W |
| b27 to b24 | $\mathrm{IPL}[3: 0]^{* 1}$ | Processor interrupt priority level | b27 b24 | R/W |
|  |  |  | 0000 : Priority level 0 (lowest) |  |
|  |  |  | 0001 : Priority level 1 |  |
|  |  |  | 001 0: Priority level 2 |  |
|  |  |  | 001 1: Priority level 3 |  |
|  |  |  | 0100 : Priority level 4 |  |
|  |  |  | 010 1: Priority level 5 |  |
|  |  |  | 0110 Priority level 6 |  |
|  |  |  | 011 1: Priority level 7 |  |
|  |  |  | 1000 : Priority level 8 |  |
|  |  |  | 1001 : Priority level 9 |  |
|  |  |  | 1010 : Priority level 10 |  |
|  |  |  | 1011 1: Priority level 11 |  |
|  |  |  | 1100 : Priority level 12 |  |
|  |  |  | 110 1: Priority level 13 |  |
|  |  |  | 11110 O: Priority level 14 |  |
|  |  |  | 111 1: Priority level 15 (highest) |  |
| b31 to b28 | - | Reserved | These bits are read as 0 . The write value should be 0 . | R/W |

Notes: 1. In user mode, writing to the IPL[3:0], PM, U , and I bits by an MVTC or POPC instruction is ignored. Writing to the IPL[3:0] bits by an MVTIPL instruction generates a privileged instruction exception.
2. In supervisor mode, writing to the PM bit by an MVTC or POPC instruction is ignored, but writing to the other bits is possible.
3. Switching from supervisor mode to user mode requires execution of an RTE instruction after having set the PM bit in the PSW saved on the stack to 1 or executing an RTFI instruction after having set the PM bit in the backup PSW (BPSW) to 1.

The processor status word (PSW) indicates results of instruction execution or the state of the CPU.

## C flag (Carry flag)

This flag retains the state of the bit after a carry, borrow, or shift-out has occurred.

## Z flag (Zero flag)

This flag is set to 1 if the result of an operation is 0 ; otherwise its value is cleared to 0 .

## S flag (Sign flag)

This flag is set to 1 if the result of an operation is negative; otherwise its value is cleared to 0 .

## O flag (Overflow flag)

This flag is set to 1 if the result of an operation overflows; otherwise its value is cleared to 0 .

## I bit (Interrupt enable bit)

This bit enables interrupt requests. When an exception is accepted, the value of this bit becomes 0 .

## U bit (Stack pointer select bit)

This bit specifies the stack pointer as either the ISP or USP. When an exception request is accepted, this bit is set to 0 . When the processor mode is switched from supervisor mode to user mode, this bit is set to 1 .

## PM bit (Processor mode select bit)

This bit specifies the operating mode of the processor. When an exception is accepted, the value of this bit becomes 0 .

## IPL[3:0] bits (Processor interrupt priority level)

The IPL[3:0] bits specify the processor interrupt priority level as one of sixteen levels from zero to fifteen, where priority level zero is the lowest and priority level fifteen the highest. When the priority level of a requested interrupt is higher than the processor interrupt priority level, the interrupt is enabled. Setting the IPL[3:0] bits to level 15 (Fh) disables all interrupt requests. The IPL[3:0] bits are set to level 15 (Fh) when a non-maskable interrupt is generated. When interrupts in general are generated, the bits are set to the priority levels of accepted interrupts.

### 1.2.2.5 Backup PC (BPC)



Value after reset: Undefined

The backup PC (BPC) is provided to speed up response to interrupts. After a fast interrupt has been generated, the contents of the program counter (PC) are saved in the BPC.

### 1.2.2.6 Backup PSW (BPSW)



Value after reset: Undefined

The backup PSW (BPSW) is provided to speed up response to interrupts. After a fast interrupt has been generated, the contents of the processor status word (PSW) are saved in the BPSW. The allocation of bits in the BPSW corresponds to that in the PSW.

### 1.2.2.7 Fast Interrupt Vector Register (FINTV)



Value after reset: Undefined

The fast interrupt vector register (FINTV) is provided to speed up response to interrupts. The FINTV register specifies a branch destination address when a fast interrupt has been generated.

### 1.2.2.8 Floating-Point Status Word (FPSW)

|  | b31 | b30 | b29 | b28 | b27 | b26 | b25 | b24 | b23 | b22 | b21 | b20 | b19 | b18 | b17 | b16 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | FS | FX | FU | FZ | FO | FV | - | - | - | - | - | - | - | - | - | - |
| Value after reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | b15 | b14 | b13 | b12 | b11 | b10 | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|  | - | EX | EU | EZ | EO | EV | - | DN | CE | CX | CU | CZ | CO | CV |  |  |
| Value after reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |


| Bit | Symbol | Bit Name | Description | R/W |
| :---: | :---: | :---: | :---: | :---: |
| b1, b0 | RM[1:0] | Floating-point rounding-mode setting bits | b1 b0 <br> 0 0: Round to the nearest value <br> 0 1: Round towards 0 <br> 1 0: Round towards $+\infty$ <br> 1 1: Round towards $-\infty$ | R/W |
| b2 | CV | Invalid operation cause flag | 0: No invalid operation has been encountered. <br> 1: Invalid operation has been encountered. | $\mathrm{R} /(\mathrm{W})^{* 1}$ |
| b3 | CO | Overflow cause flag | 0: No overflow has occurred. <br> 1: Overflow has occurred. | $\mathrm{R} /(\mathrm{W})^{* 1}$ |
| b4 | CZ | Division-by-zero cause flag | 0: No division-by-zero has occurred. <br> 1: Division-by-zero has occurred. | $\mathrm{R} /(\mathrm{W})^{* 1}$ |
| b5 | CU | Underflow cause flag | 0: No underflow has occurred. <br> 1: Underflow has occurred. | $\mathrm{R} /(\mathrm{W})^{* 1}$ |
| b6 | CX | Inexact cause flag | 0 : No inexact exception has been generated. <br> 1: Inexact exception has been generated. | $\mathrm{R} /(\mathrm{W})^{*}{ }^{\text {1 }}$ |
| b7 | CE | Unimplemented processing cause flag | 0 : No unimplemented processing has been encountered. <br> 1: Unimplemented processing has been encountered. | $\mathrm{R} /(\mathrm{W})^{* 1}$ |
| b8 | DN | 0 flush bit of denormalized number | 0 : A denormalized number is handled as a denormalized number. <br> 1: A denormalized number is handled as $0 .{ }^{* 2}$ | R/W |
| b9 | - | Reserved | This bit is read as 0 . The write value should be 0. | R/W |
| b10 | EV | Invalid operation exception enable bit | 0 : Invalid operation exception is masked. <br> 1: Invalid operation exception is enabled. | R/W |
| b11 | EO | Overflow exception enable bit | 0: Overflow exception is masked. <br> 1: Overflow exception is enabled. | R/W |
| b12 | EZ | Division-by-zero exception enable bit | 0 : Division-by-zero exception is masked. <br> 1: Division-by-zero exception is enabled. | R/W |
| b13 | EU | Underflow exception enable bit | 0 : Underflow exception is masked. <br> 1: Underflow exception is enabled. | R/W |
| b14 | EX | Inexact exception enable bit | 0 : Inexact exception is masked. <br> 1: Inexact exception is enabled. | R/W |
| b25 to b15 | - | Reserved | These bits are read as 0 . The write value should be 0 . | R/W |
| b26 | $\mathrm{FV}^{* 3}$ | Invalid operation flag | 0: No invalid operation has been encountered. <br> 1: Invalid operation has been encountered. ${ }^{* 8}$ | R/W |


| Bit | Symbol | Bit Name | Description | R/W |
| :---: | :---: | :---: | :---: | :---: |
| b27 | FO*4 | Overflow flag | 0: No overflow has occurred. <br> 1: Overflow has occurred.*8 | R/W |
| b28 | $F Z^{* 5}$ | Division-by-zero flag | 0: No division-by-zero has occurred. <br> 1: Division-by-zero has occurred. ${ }^{* 8}$ | R/W |
| b29 | FU* ${ }^{*}$ | Underflow flag | 0: No underflow has occurred. <br> 1: Underflow has occurred. ${ }^{* 8}$ | R/W |
| b30 | FX* ${ }^{*}$ | Inexact flag | 0 : No inexact exception has been generated. <br> 1: Inexact exception has been generated. ${ }^{* 8}$ | R/W |
| b31 | FS | Floating-point error summary flag | This bit reflects the logical OR of the FU, FZ, FO, and FV flags. | R |

Notes: 1. When 0 is written to the bit, the bit is set to 0 ; the bit remains the previous value when 1 is written.
2. Positive denormalized numbers are treated as +0 , negative denormalized numbers as -0 .
3. When the EV bit is set to 0 , the FV flag is enabled.
4. When the EO bit is set to 0 , the FO flag is enabled.
5. When the EZ bit is set to 0 , the FZ flag is enabled.
6. When the EU bit is set to 0 , the FU flag is enabled.
7. When the EX bit is set to 0 , the FX flag is enabled.
8. Once the bit has been set to 1 , this value is retained until it is cleared to 0 by software.

The floating-point status word (FPSW) indicates the results of floating-point operations. In products that do not support floating-point instructions, the value " 00000000 h " is always read out and writing to these bits does not affect operations.

When an exception handling enable bit ( Ej ) enables the exception handling ( $\mathrm{Ej}=1$ ), the corresponding Cj flag indicates the cause. If the exception handling is masked $(\mathrm{Ej}=0)$, check the Fj flag at the end of a series of processing. The Fj flag is the accumulation type flag $(\mathrm{j}=\mathrm{X}, \mathrm{U}, \mathrm{Z}, \mathrm{O}$, or V$)$.

## RM[1:0] bits (Floating-point rounding-mode setting bits)

These bits specify the floating-point rounding-mode.

## Explanation of Floating-Point Rounding Modes

- Rounding to the nearest value (the default behavior): An inexact result is rounded to the available value that is closest to the result which would be obtained with an infinite number of digits. If two available values are equally close, rounding is to the even alternative.
- Rounding towards 0: An inexact result is rounded to the smallest available absolute value; i.e., in the direction of zero (simple truncation).
- Rounding towards $+\infty$ : An inexact result is rounded to the nearest available value in the direction of positive infinity.
- Rounding towards $-\infty$ : An inexact result is rounded to the nearest available value in the direction of negative infinity.
(1) Rounding to the nearest value is specified as the default mode and returns the most accurate value.
(2) Modes such as rounding towards 0 , rounding towards $+\infty$, and rounding towards $-\infty$ are used to ensure precision when interval arithmetic is employed.


## CV flag (Invalid operation cause flag), CO flag (Overflow cause flag), CZ flag (Division-by-zero cause flag), CU flag (Underflow cause flag), CX flag (Inexact cause flag), and CE flag (Unimplemented processing cause flag)

Floating-point exceptions include the five specified in the IEEE754 standard, namely overflow, underflow, inexact, division-by-zero, and invalid operation. For a further floating-point exception that is generated upon detection of unimplemented processing, the corresponding flag (CE) is set to 1 .

- The bit that has been set to 1 is cleared to 0 when the FPU instruction is executed.
- When 0 is written to the bit by the MVTC and POPC instructions, the bit is set to 0 ; the bit retains the previous value when 1 is written by the instruction.


## DN bit (0 flush bit of denormalized number)

When this bit is set to 0 , a denormalized number is handled as a denormalized number.
When this bit is set to 1 , a denormalized number is handled as 0 .

## EV bit (Invalid operation exception enable bit), EO bit (Overflow exception enable bit), EZ bit (Division-by-zero exception enable bit), EU bit (Underflow exception enable bit), and EX bit (Inexact exception enable bit)

When any of five floating-point exceptions specified in the IEEE754 standard is generated by the FPU instruction, the bit decides whether the CPU will start handling the exception. When the bit is set to 0 , the exception handling is masked; when the bit is set to 1 , the exception handling is enabled.

## FV flag (Invalid operation flag), FO flag (Overflow flag), FZ flag (Division-by-zero flag), FU flag (Underflow flag), and FX flag (Inexact flag)

While the exception handling enable bit ( Ej ) is 0 (exception handling is masked), if any of five floating-point exceptions specified in the IEEE754 standard is generated, the corresponding bit is set to 1 .

- When Ej is 1 (exception handling is enabled), the value of the flag remains
- When the corresponding flag is set to 1 , it remains 1 until it is cleared to 0 by software. (Accumulation flag)


## FS flag (Floating-point error summary flag)

This bit reflects the logical OR of the FU, FZ, FO, and FV flags.

### 1.2.2.9 Exception Vector Table Register (EXTB)



The exception table register (EXTB) specifies the address where the exception vector table starts.

### 1.2.3 Accumulator

The accumulator (ACC0 or ACC1) is a 72-bit register used for DSP instructions. The accumulator is handled as a 96-bit register for reading and writing. At this time, when bits 95 to 72 of the accumulator are read, the value where the value of bit 71 is sign extended is read. Writing to bits 95 to 72 of the accumulator is ignored. ACC0 is also used for the multiply and multiply-and-accumulate instructions; EMUL, EMULU, FMUL, MUL, and RMPA, in which case the prior value in ACC0 is modified by execution of the instruction.

Use the MVTACGU, MVTACHI, and MVTACLO instructions for writing to the accumulator. The MVTACGU, MVTACHI, and MVTACLO instructions write data to bits 95 to 64 , the higher-order 32 bits (bits 63 to 32 ), and the lower-order 32 bits (bits 31 to 0), respectively.

Use the MVFACGU, MVFACHI, MVFACMI, and MVFACLO instructions for reading data from the accumulator. The MVFACGU, MVFACHI, MVFACMI, and MVFACLO instructions read data from the guard bits (bits 95 to 64), higherorder 32 bits (bits 63 to 32 ), the middle 32 bits (bits 47 to 16), and the lower-order 32 bits (bits 31 to 0 ), respectively.


Note: The value of bit 71 is sign extended for bits 95 to 72 and the extended value is always read. Writing to this area is ignored.

### 1.3 Floating-Point Exceptions

Floating-point exceptions include the five specified in the IEEE754 standard, namely overflow, underflow, inexact, division-by-zero, and invalid operation, and a further floating-point exception that is generated on the detection of unimplemented processing. The following is an outline of the events that cause floating-point exceptions.

### 1.3.1 Overflow

An overflow occurs when the absolute value of the result of an arithmetic operation is greater than the range of values that can be represented in the floating-point format. Table 1.1 lists the results of operations when an overflow exception occurs.

Table 1.1 Operation Results When an Overflow Exception Has Occurred

|  |  | Operation Result (Value in the Destination Register) |  |
| :--- | :--- | :--- | :--- |
| Floating-Point Rounding Mode | Sign of Result | EO = $\mathbf{0}$ | EO = $\mathbf{1}$ |
| Rounding towards $-\infty$ | + | + MAX | No change |
|  | - | $-\infty$ | $+\infty$ |
| Rounding towards $+\infty$ | + | $-M A X$ | $+M A X$ |

Note: An inexact exception will be generated when an overflow error occurs while EO =0.

### 1.3.2 Underflow

An underflow occurs when the absolute value of the result of an arithmetic operation is smaller than the range of normalized values that can be represented in the floating-point format. (However, this does not apply when the result is 0 .) Table 1.2 lists the results of operations when an underflow exception occurs.

Table 1.2 Operation Results When an Underflow Exception Has Occurred
Operation Result (Value in the Destination Register)

| EU $=\mathbf{0}$ | EU =1 |
| :--- | :--- |
| $D N=0:$ No change. (An unimplemented processing exception is generated.) | No change |
| $D N=1:$ The value of 0 is returned. |  |

### 1.3.3 Inexact

An inexact exception occurs when the result of a hypothetical calculation with infinite precision differs from the actual result of the operation. Table 1.3 lists the conditions leading to an inexact exception and the results of operations.

Table 1.3 Conditions Leading to an Inexact Exception and the Operation Results
Operation Result (Value in the Destination Register)

| Occurrence Condition | EX = $\mathbf{0}$ | EX =1 |
| :--- | :--- | :--- |
| An overflow exception has occurred | Refer to table 1.1, Operation Results When an | No change |
| while overflow exceptions are masked. | Overflow Exception Has Occurred |  |
| Rounding has been produced. | Value after rounding |  |

Notes: 1. An inexact exception will not be generated when an underflow error occurs.
2. An inexact exception will not be generated when an overflow exception occurs while overflow exceptions are enabled, regardless of the rounding generation.

### 1.3.4 Division-by-Zero

Dividing a non-zero finite number by zero produces a division-by-zero exception. Table 1.4 lists the results of operations that have led to a division-by-zero exception.

Table 1.4 Operation Results When a Division-by Zero Exception Has Occurred

|  | Operation Result (Value in the Destination Register) |  |
| :--- | :--- | :--- |
| Dividend | EZ = 0 | EZ =1 |
| Non-zero finite number | $\pm \infty$ (the sign bit is the logical exclusive or of the sign <br> bits of the divisor and dividend) |  |

Note that a division-by zero exception does not occur in the following situations.

| Dividend | Result |
| :--- | :--- |
| 0 | An invalid operation exception is generated. |
| $\infty$ | No exception is generated. The result is $\infty$. |
| Denormalized number $(\mathrm{DN}=0)$ | An unimplemented processing exception is generated. |
| QNaN | No exception is generated. The result is QNaN. |
| SNaN | An invalid operation exception is generated. |

### 1.3.5 Invalid Operation

Executing an invalid operation produces an invalid exception. Table 1.5 lists the conditions leading to an invalid exception and the results of operations.

Table 1.5 Conditions Leading to an Invalid Exception and the Operation Results
Operation Result (Value in the Destination Register)


Table 1.6 lists the rules for generating QNaNs as the results of operations.

Table 1.6 Rules for Generating QNaNs
Source Operands Operation Result (Value in the Destination Register)

| An SNaN and a QNaN | The SNaN source operand converted into a QNaN |
| :--- | :--- |
| Two SNaNs | dest converted into a QNaN |
| Two QNaNs | dest |
| An SNaN and a real value | The SNaN source operand converted into a QNaN |
| A QNaN and a real value | The QNaN source operand |
| Neither source operand is an NaN and an invalid <br> operation exception is generated | 7FFFFFFFh |

Note: The SNaN is converted into a QNaN while the most significant bit in the mantissa part is 1 .

### 1.3.6 Unimplemented Processing

An unimplemented processing exception occurs when $\mathrm{DN}=0$ and a denormalized number is given as an operand, or when an underflow exception is generated as the result of an operation with $\mathrm{DN}=0$. An unimplemented processing exception will not occur with $\mathrm{DN}=1$.
There is no enable bit to mask an unimplemented processing exception, so this processing exception cannot be masked. The destination register remains as is.

### 1.4 Processor Mode

The RXv2 CPU supports two processor modes, supervisor and user. These processor modes and the memory protection function enable the realization of a hierarchical CPU resource protection and memory protection mechanism. Each processor mode imposes a level on rights of access to memory and the instructions that can be executed. Supervisor mode carries greater rights than user mode. The initial state after a reset is supervisor mode.

### 1.4.1 Supervisor Mode

In supervisor mode, all CPU resources are accessible and all instructions are available. However, writing to the processor mode select bit (PM) in the processor status word (PSW) by executing an MVTC or POPC instruction will be ignored. For details on how to write to the PM bit, refer to 1.2.2.4, Processor Status Word (PSW).

### 1.4.2 User Mode

In user mode, write access to the CPU resources listed below is restricted. The restriction applies to any instruction capable of write access.

- Some bits (bits IPL[3:0], PM, U, and I) in the processor status word (PSW)
- Interrupt stack pointer (ISP)
- Interrupt table register (INTB)
- Backup PSW (BPSW)
- Backup PC (BPC)
- Fast interrupt vector register (FINTV)
- Exception table register (EXTB)


### 1.4.3 Privileged Instruction

Privileged instructions can only be executed in supervisor mode. Executing a privileged instruction in user mode produces a privileged instruction exception. Privileged instructions include the RTFI, MVTIPL, RTE, and WAIT instructions.

### 1.4.4 Switching Between Processor Modes

Manipulating the processor mode select bit (PM) in the processor status word (PSW) switches the processor mode. However, rewriting the PM bit by executing an MVTC or POPC instruction is prohibited. Switch the processor mode by following the procedures described below.
(1) Switching from user mode to supervisor mode

After an exception has been generated, the PM bit in the PSW is set to 0 and the CPU switches to supervisor mode. The hardware pre-processing is executed in supervisor mode. The state of the processor mode before the exception was generated is retained in the PM bit in the copy of the PSW that is saved on the stack.
(2) Switching from supervisor mode to user mode

Executing an RTE instruction when the value of the copy of the PM bit in the PSW that has been preserved on the stack is "1" or an RTFI instruction when the value of the copy of the PM bit in the PSW that has been preserved in the backup PSW (BPSW) is "1" causes a transition to user mode. In the transition to user mode, the value of the stack pointer designation bit (the U bit in the PSW) becomes " 1 ".

### 1.5 Data Types

The RXv2 CPU can handle four types of data: integer, floating-point, bit, and string.

### 1.5.1 Integer

An integer can be signed or unsigned. For signed integers, negative values are represented by two's complements.


Figure 1.2 Integer

### 1.5.2 Floating-Point

Floating-point support is for the single-precision floating-point type specified in the IEEE754 standard; operands of this type can be used in eleven floating-point operation instructions: FADD, FCMP, FDIV, FMUL, FSUB, FTOI, ITOF, ROUND, FTOU, UTOF, and FSQRT.


Figure 1.3 Floating-Point
The floating-point format supports the values listed below.

- $0<\mathrm{E}<255$ (normal numbers)
- $\mathrm{E}=0$ and $\mathrm{F}=0$ (signed zero)
- $\mathrm{E}=0$ and $\mathrm{F}>0$ (denormalized numbers)*
- $\mathrm{E}=255$ and $\mathrm{F}=0$ (infinity)
- $E=255$ and $F>0$ (NaN: Not-a-Number)

Note: * The number is treated as 0 when the DN bit in the FPSW is 1 . When the DN bit is 0 , an unimplemented processing exception is generated.

### 1.5.3 Bitwise Operations

Five bit-manipulation instructions are provided for bitwise operations: BCLR, BMCnd, BNOT, BSET, and BTST.
A bit in a register is specified as the destination register and a bit number in the range from 31 to 0 .
A bit in memory is specified as the destination address and a bit number from 7 to 0 . The addressing modes available to specify addresses are register indirect and register relative.


Figure 1.4 Bit

### 1.5.4 Strings

The string data type consists of an arbitrary number of consecutive byte (8-bit), word (16-bit), or longword (32-bit) units. Seven string manipulation instructions are provided for use with strings: SCMPU, SMOVB, SMOVF, SMOVU, SSTR, SUNTIL, and SWHILE.

String of byte (8-bit) data


String of word (16-bit) data


String of longword (32-bit) data


Figure 1.5 String

### 1.6 Data Arrangement

### 1.6.1 Data Arrangement in Registers

Figure 1.6 shows the relation between the sizes of registers and bit numbers.


Figure 1.6 Data Arrangement in Registers

### 1.6.2 Data Arrangement in Memory

Data in memory have three sizes; byte (8-bit), word (16-bit), and longword (32-bit). The data arrangement is selectable as little endian or big endian. Figure 1.7 shows the arrangement of data in memory.


Figure 1.7 Data Arrangement in Memory

### 1.7 Vector Table

There are two types of vector table: exception and interrupt. Each vector in the vector table consists of four bytes and specifies the address where the corresponding exception handling routine starts.

### 1.7.1 Exception Vector Table

In the exception vector table, the individual vectors for the privileged instruction exception, access exception, undefined instruction exception, floating-point exception, non-maskable interrupt, and reset are allocated to the 128-byte area where the value indicated by the exception table register (EXTB) is used as the starting address (ExtBase). Note, however, that the reset vector is always allocated to FFFFFFFCh.


Figure 1.8 Exception Vector Table

### 1.7.2 Interrupt Vector Table

The address where the interrupt vector table is placed can be adjusted. The table is a 1,024 -byte region that contains all vectors for unconditional traps and interrupts and starts at the address (IntBase) specified in the interrupt table register (INTB). Figure 1.9 shows the interrupt vector table.

Each vector in the interrupt vector table has a vector number from 0 to 255 . Each of the INT instructions, which act as the sources of unconditional traps, is allocated to the vector that has the same number as that of the instruction itself (from 0 to 255). The BRK instruction is allocated to the vector with number 0 . Furthermore, vector numbers within the set from 0 to 255 may also be allocated to other interrupt sources on a per-product basis.


Figure 1.9 Interrupt Vector Table

### 1.8 Address Space

The address space of the RXv2 CPU is the 4 Gbyte range from address 00000000 h to address FFFF FFFFh. Program and data regions taking up to a total of 4 Gbytes are linearly accessible. The address space of the RXv2 CPU is depicted in figure 1.10. For all regions, the designation may differ with the product and operating mode. For details, see the hardware manuals for the respective products.


Figure 1.10 Address Space

## Section 2 Addressing Modes

The following is a description of the notation and operations of each addressing mode.
There are eleven types of addressing mode.

- Immediate
- Register direct
- Register indirect
- Register relative
- Post-increment register indirect
- Pre-decrement register indirect
- Indexed register indirect
- Control register direct
- PSW direct
- Program counter relative
- Accumulator direct


### 2.1 Guide to This Section

The following sample shows how the information in this section is presented.


## (1) Name

The name of the addressing mode is given here.

## (2) Symbolic notation

This notation represents the addressing mode.
:8 or :16 represents the number of valid bits just before an instruction in this addressing mode is executed. This symbolic notation is added in the manual to represent the number of valid bits, and is not included in the actual program.

## (3) Description

The operation and effective address range are described here.

## (4) Operation diagram

The operation of the addressing mode is illustrated here.

### 2.2 Addressing Modes




| Post-increment Register Indirect |  |  |  | Memory |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & {[R n+]} \\ & (R n=R 0 \text { to } 15) \end{aligned}$ | The value in the specified register is the effective address of the operand. The range of valid addresses is from 00000000h to FFFFFFFFh. After the operation, 1, 2, or 4 is added to the value in the specified register according to the size specifier: .B, .W, or .L. This addressing mode is used with MOV and MOVU instructions. |  |  |  |
| Pre-decrement Register Indirect |  |  |  | Memory |
| $\begin{aligned} & {[-\mathrm{Rn}]} \\ & (\mathrm{Rn}=\mathrm{R0} \text { to } \mathrm{R} 15) \end{aligned}$ | According to the size specifier: .B, .W, or .L, 1,2 , or 4 is subtracted from the value in the specified register. The value after the operation is the effective address of the operand. The range of valid addresses is from 00000000h to FFFFFFFFFh. This addressing mode is used with MOV and MOVU instructions. |  |  |  |
| Indexed Register Indirect |  |  |  | Memory |
| $\begin{aligned} & {[\mathrm{Ri}, \mathrm{Rb}]} \\ & (\mathrm{Ri}=\mathrm{R0} \text { to R15, } \\ & \mathrm{Rb}=\mathrm{R0} \text { to R15) } \end{aligned}$ | The effective address of the operand is the least significant 32 bits of the sum of the value in the index register (Ri), multiplied by 1,2 , or 4 according to the size specifier: .B, .W, or .L, and the value in the base register $(\mathrm{Rb})$. The range of valid addresses is from 00000000h to FFFFFFFFFh. This addressing mode is used with MOV and MOVU instructions. |  |  |  |
| Control Register Direct |  |  | Registe |  |
| PC <br> ISP <br> USP <br> INTB <br> PSW <br> BPC <br> BPSW <br> FINTV <br> FPSW <br> EXTB | The operand is the specified control register. This addressing mode is used with MVFC, MVTC, POPC, and PUSHC instructions. <br> The PC is only selectable as the src operand of MVFC and PUSHC instructions. | USP <br> INTB <br> PSW <br> BPC <br> BPSW <br> FINTV <br> FPSW <br> EXTB | b31 <br> b31 <br> b31 <br> b31 <br> b31 <br> b31 <br> b31 <br> b31 <br> b31 <br> b31 |  |



### 2.2.1 Ranges for Immediate Values

Ranges for immediate values are listed in table 2.1.
Unless specifically stated otherwise in descriptions of the various instructions under section 3.2, Instructions in Detail, ranges for immediate values are as listed below.

Table 2.1 Ranges for Immediate Values

| IMM | In Decimal Notation | In Hexadecimal Notation |
| :--- | :--- | :--- |
| IMM:1 | 1 or 2 | 1h or 2 h |
| IMM:2 | 0 to 2 | Oh to 2 h |
| IMM:3 | 0 to 7 | Oh to 7 h |
| IMM:4 | 0 to 15 | Oh to 0Fh |
| UIMM:4 | 0 to 15 | Oh to 0Fh |
| IMM:5 | 0 to 31 | Oh to 1Fh |
| IMM:8 | -128 to 255 | -80 h to 0FFh |
| UIMM:8 | 0 to 255 | Oh to 0FFh |
| SIMM:8 | -128 to 127 | -80 h to $7 F h$ |
| IMM:16 | -32768 to 65535 | -8000 h to 0FFFFh |
| SIMM:16 | -32768 to 32767 | -8000 h to $7 F F F h$ |
| SIMM:24 | -8388608 to 8388607 | -800000 h to $7 F F F F F h ~$ |
| IMM:32 | -2147483648 to 4294967295 | -80000000 h to $0 F F F F F F F F h$ |

Notes: 1. The RX Family assembler from Renesas Electronics Corp. converts instruction codes with immediate values to have the optimal numbers of bits.
2. The RX Family assembler from Renesas Electronics Corp. is capable of depicting hexadecimal notation as a 32bit notation. For example "-127" in decimal notation, i.e. "-7Fh" in hexadecimal, can be expressed as "0FFFFFFF81h".
3. For the ranges of immediate values for INT and RTSD instructions, see the relevant descriptions under section 3.2, Instructions in Detail.

## Section 3 Instruction Descriptions

### 3.1 Overview of Instruction Set

The number of instructions for the RXv2 Architecture is 109. A variable-length instruction format of 1 to 8 bytes is used. The following shows the RXv2 instruction set. "Added" indicates an instruction that is newly added and "Extended" indicates an instruction with specifications extended from the RXv1 instruction set.

## List of Instructions (1/7)

| Added/ Extended for RXv2 | Instruction Type | Mnemonic | Function | Instruction Described in Detail (on Page) | Instruction Code Described in Detail (on Page) |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Arithmetic/logic instructions | ABS | Absolute value | 58 | 211 |
|  |  | ADC | Addition with carry | 59 | 212 |
|  |  | ADD | Addition without carry | 60 | 213 |
|  |  | AND | Logical AND | 62 | 215 |
|  |  | CMP | Comparison | 75 | 231 |
|  |  | DIV | Signed division | 76 | 233 |
|  |  | DIVU | Unsigned division | 78 | 235 |
|  |  | EMUL | Signed multiplication | 82 | 237 |
|  |  | EMULU | Unsigned multiplication | 85 | 238 |
|  |  | MAX | Selecting the highest value | 117 | 250 |
|  |  | MIN | Selecting the lowest value | 118 | 252 |
|  |  | MUL | Multiplication | 129 | 261 |
|  |  | NEG | Two's complementation | 144 | 271 |
|  |  | NOP | No operation | 145 | 271 |
|  |  | NOT | Logical complementation | 146 | 272 |
|  |  | OR | Logical OR | 147 | 273 |
|  |  | RMPA | Multiply-and-accumulate operation | 165 | 281 |
|  |  | ROLC | Rotation with carry to left | 167 | 281 |
|  |  | RORC | Rotation with carry to right | 168 | 282 |
|  |  | ROTL | Rotation to left | 169 | 282 |
|  |  | ROTR | Rotation to right | 170 | 283 |
|  |  | SAT | Saturation of signed 32-bit data | 179 | 286 |
|  |  | SATR | Saturation of signed 64-bit data for RMPA | 180 | 286 |
|  |  | SBB | Subtraction with borrow | 181 | 287 |
|  |  | SHAR | Arithmetic shift to the right | 186 | 290 |
|  |  | SHLL | Logical and arithmetic shift to the left | 187 | 291 |
|  |  | SHLR | Logical shift to the right | 188 | 292 |
|  |  | SUB | Subtraction without borrow | 195 | 296 |
|  |  | TST | Logical test | 200 | 298 |
|  |  | XOR | Logical exclusive or | 206 | 301 |

List of Instructions (2 I 7)

| Added/ <br> Extended <br> for RXv2 | Instruction Type | Mnemonic | Function | Instruction Described in Detail (on Page) | Instruction Code Described in Detail (on Page) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Extended | Floating-point operation instructions | FADD | Floating-point addition | 87 | 240 |
|  |  | FCMP | Floating-point comparison | 90 | 241 |
|  |  | FDIV | Floating-point division | 93 | 242 |
| Extended |  | FMUL | Floating-point multiplication | 95 | 243 |
| Extended |  | FSUB | Floating-point subtraction | 98 | 245 |
| Added |  | FSQRT | Floating-point square root | 100 | 244 |
|  |  | FTOI | Floating point to integer conversion | 103 | 246 |
| Added |  | FTOU | Floating point to integer conversion | 106 | 246 |
|  |  | ITOF | Integer to floating-point conversion | 110 | 247 |
|  |  | ROUND | Conversion from floating-point to integer | 171 | 284 |
| Added |  | UTOF | Integer to floating-point conversion | 201 | 299 |

## List of Instructions (3 / 7)

| Added/ Extended for RXv2 | Instruction Type | Mnemonic | Function | Instruction <br> Described in Detail (on Page) | Instruction <br> Code Described <br> in Detail <br> (on Page) |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Data transfer instructions | MOV | Transferring data | 119 | 253 |
| Added |  | MOVCO | Storing with LI flag clear | 122 | 258 |
| Added |  | MOVLI | Loading with LI flag set | 123 | 258 |
|  |  | MOVU | Transfer unsigned data | 124 | 259 |
|  |  | POP | Restoring data from stack to register | 149 | 274 |
| Extended |  | POPC | Restoring a control register | 150 | 275 |
|  |  | POPM | Restoring multiple registers from the stack | 151 | 275 |
|  |  | PUSH | Saving data on the stack | 152 | 276 |
| Extended |  | PUSHC | Saving a control register | 153 | 277 |
|  |  | PUSHM | Saving multiple registers | 154 | 277 |
|  |  | REVL | Endian conversion | 163 | 280 |
|  |  | REVW | Endian conversion | 164 | 280 |
|  |  | SCCnd SCGEU | Condition setting | 182 | 288 |
|  |  | SCC |  | 182 | 288 |
|  |  | SCEQ |  | 182 | 288 |
|  |  | SCZ |  | 182 | 288 |
|  |  | SCGTU |  | 182 | 288 |
|  |  | SCPZ |  | 182 | 288 |
|  |  | SCGE |  | 182 | 288 |
|  |  | SCGT |  | 182 | 288 |
|  |  | SCO |  | 182 | 288 |
|  |  | SCLTU |  | 182 | 288 |
|  |  | SCNC |  | 182 | 288 |
|  |  | SCNE |  | 182 | 288 |
|  |  | SCNZ |  | 182 | 288 |
|  |  | SCLEU |  | 182 | 288 |
|  |  | SCN |  | 182 | 288 |
|  |  | SCLE |  | 182 | 288 |
|  |  | SCLT |  | 182 | 288 |
|  |  | SCNO |  | 182 | 288 |
| Extended |  | STNZ | Transfer with condition | 193 | 294 |
| Extended |  | STZ | Transfer with condition | 194 | 295 |
|  |  | XCHG | Exchanging values | 204 | 300 |

List of Instructions (4 / 7)

| Added/ Extended for RXv2 | Instruction Type | Mnemonic |  | Function | Instruction <br> Described in <br> Detail <br> (on Page) | Instruction <br> Code Described <br> in Detail <br> (on Page) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Branch instructions | BCnd | BGEU | Relative conditional branch | 65 | 219 |
|  |  |  | BC |  | 65 | 219 |
|  |  |  | BEQ |  | 65 | 219 |
|  |  |  | BZ |  | 65 | 219 |
|  |  |  | BGTU |  | 65 | 219 |
|  |  |  | BPZ |  | 65 | 219 |
|  |  |  | BGE |  | 65 | 219 |
|  |  |  | BGT |  | 65 | 219 |
|  |  |  | BO |  | 65 | 219 |
|  |  |  | BLTU |  | 65 | 219 |
|  |  |  | BNC |  | 65 | 219 |
|  |  |  | BNE |  | 65 | 219 |
|  |  |  | BNZ |  | 65 | 219 |
|  |  |  | BLEU |  | 65 | 219 |
|  |  |  | BN |  | 65 | 219 |
|  |  |  | BLE |  | 65 | 219 |
|  |  |  | BLT |  | 65 | 219 |
|  |  |  | BNO |  | 65 | 219 |
|  |  | BRA |  | Unconditional relative branch | 69 | 224 |
|  |  | BSR |  | Relative subroutine branch | 72 | 227 |
|  |  | JMP |  | Unconditional jump | 112 | 248 |
|  |  | JSR |  | Jump to a subroutine | 113 | 248 |
|  |  | RTS |  | Returning from a subroutine | 176 | 285 |
|  |  | RTSD |  | Releasing stack frame and returning from subroutine | 177 | 285 |

## List of Instructions (5 / 7)

| Added/ Extended for RXv2 | Instruction Type | Mnemonic |  | Function | Instruction Described in Detail (on Page) | Instruction Code Described in Detail (on Page) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit manipulation instructions | BCLR |  | Clearing a bit | 64 | 217 |
|  |  | BMCnd | BMGEU | Conditional bit transfer | 66 | 221 |
|  |  |  | BMC |  | 66 | 221 |
|  |  |  | BMEQ |  | 66 | 221 |
|  |  |  | BMZ |  | 66 | 221 |
|  |  |  | BMGTU |  | 66 | 221 |
|  |  |  | BMPZ |  | 66 | 221 |
|  |  |  | BMGE |  | 66 | 221 |
|  |  |  | BMGT |  | 66 | 221 |
|  |  |  | BMO |  | 66 | 221 |
|  |  |  | BMLTU |  | 66 | 221 |
|  |  |  | BMNC |  | 66 | 221 |
|  |  |  | BMNE |  | 66 | 221 |
|  |  |  | BMNZ |  | 66 | 221 |
|  |  |  | BMLEU |  | 66 | 221 |
|  |  |  | BMN |  | 66 | 221 |
|  |  |  | BMLE |  | 66 | 221 |
|  |  |  | BMLT |  | 66 | 221 |
|  |  |  | BMNO |  | 66 | 221 |
|  |  | BNOT |  | Inverting a bit | 68 | 222 |
|  |  | BSET |  | Setting a bit | 71 | 225 |
|  |  | BTST |  | Testing a bit | 73 | 228 |
|  | String | SCMPU |  | String comparison | 184 | 288 |
|  | manipulation instructions | SMOVB |  | Transferring a string backward | 189 | 293 |
|  |  | SMOVF |  | Transferring a string forward | 190 | 293 |
|  |  | SMOVU |  | Transferring a string | 191 | 293 |
|  |  | SSTR |  | Storing a string | 192 | 294 |
|  |  | SUNTIL |  | Searching for a string | 196 | 297 |
|  |  | SWHILE |  | Searching for a string | 198 | 297 |

## List of Instructions (6 / 7)

| Added/ Extended for RXv2 | Instruction Type | Mnemonic | Function | Instruction <br> Described in <br> Detail <br> (on Page) | Instruction <br> Code Described <br> in Detail <br> (on Page) |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | System manipulation instructions | BRK | Unconditional trap | 70 | 225 |
|  |  | CLRPSW | Clear a flag or bit in the PSW | 74 | 230 |
|  |  | INT | Software interrupt | 109 | 247 |
| Extended |  | MVFC | Transfer from a control register | 138 | 266 |
| Extended |  | MVTC | Transfer to a control register | 142 | 269 |
|  |  | MVTIPL (privileged instruction) | Interrupt priority level setting | 143 | 270 |
| Extended |  | RTE (privileged instruction) | Return from the exception | 174 | 284 |
| Extended |  | RTFI (privileged instruction) | Return from the fast interrupt | 175 | 285 |
|  |  | SETPSW | Setting a flag or bit in the PSW | 185 | 289 |
|  |  | WAIT (privileged instruction) | Waiting | 203 | 300 |

## List of Instructions (7 I 7)

| Added/ Extended for RXv2 | Instruction Type | Mnemonic | Function | Instruction Described in Detail (on Page) | Instruction <br> Code Described <br> in Detail <br> (on Page) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Added | DSP instructions | EMACA | Extend multiply-accumulate to the accumulator | 80 | 236 |
| Added |  | EMSBA | Extended multiply-subtract to the accumulator | 81 | 236 |
| Added |  | EMULA | Extended multiply to the accumulator | 84 | 238 |
| Extended |  | MACHI | Multiply-Accumulate the high-order word | 114 | 249 |
| Added |  | MACLH | Multiply-Accumulate the lower-order word and higher-order word | 115 | 249 |
| Extended |  | MACLO | Multiply-Accumulate the low-order word | 116 | 250 |
| Added |  | MSBHI | Multiply-Subtract the higher-order word | 126 | 260 |
| Added |  | MSBLH | Multiply-Subtract the lower-order word and higher-order word | 127 | 260 |
| Added |  | MSBLO | Multiply-Subtract the lower-order word | 128 | 261 |
| Extended |  | MULHI | Multiply the high-order word | 131 | 263 |
| Added |  | MULLH | Multiply lower-order word and higherorder word | 132 | 263 |
| Extended |  | MULLO | Multiply the low-order word | 133 | 264 |
| Added |  | MVFACGU | Move the guard longword from the accumulator | 134 | 264 |
| Extended |  | MVFACHI | Move the high-order longword from accumulator | 135 | 265 |
| Added |  | MVFACLO | Move the lower-order longword from the accumulator | 136 | 265 |
| Extended |  | MVFACMI | Move the middle-order longword from accumulator | 137 | 266 |
| Added |  | MVTACGU | Move the guard longword to the accumulator | 139 | 267 |
| Extended |  | MVTACHI | Move the high-order longword to accumulator | 140 | 267 |
| Extended |  | MVTACLO | Move the low-order longword to accumulator | 141 | 268 |
| Added |  | RACL | Round the accumulator longword | 155 | 278 |
| Extended |  | RACW | Round the accumulator word | 157 | 278 |
| Added |  | RDACL | Round the accumulator longword | 159 | 278 |
| Added |  | RDACW | Round the accumulator word | 161 | 279 |

### 3.2 List of RXv2 Extended Instruction Set

For the RXv2 architecture, 19 instructions are added (newly added instructions) and the specifications of 20 instructions are extended (specification extended instructions) from the RXv1 architecture.

### 3.2.1 RXv2 Newly Added Instructions

Table 3.1 lists the RXv2 instructions that are newly added compared to the RXv1 instruction set.

Table 3.1 List of Newly Added Instructions

| Item | Mnemonic | Function |
| :---: | :---: | :---: |
| Floating-point operation instructions | FSQRT | Floating-point square root |
|  | FTOU | Floating point to integer conversion |
|  | UTOF | Integer to floating-point conversion |
| Data transfer instructions | MOVCO | Storing with LI flag clear |
|  | MOVLI | Loading with LI flag set |
| DSP instructions | EMACA | Extend multiply-accumulate to the accumulator |
|  | EMSBA | Extended multiply-subtract to the accumulator |
|  | EMULA | Extended multiply to the accumulator |
|  | MACLH | Multiply-Accumulate the lower-order word and higher-order word |
|  | MSBHI | Multiply-Subtract the higher-order word |
|  | MSBLH | Multiply-Subtract the lower-order word and higher-order word |
|  | MSBLO | Multiply-Subtract the lower-order word |
|  | MULLH | Multiply the lower-order word and higher-order word |
|  | MVFACGU | Move the guard longword from the accumulator |
|  | MVFACLO | Move the lower-order longword from the accumulator |
|  | MVTACGU | Move the guard longword to the accumulator |
|  | RACL | Round the accumulator longword |
|  | RDACL | Round the accumulator longword |
|  | RDACW | Round the accumulator word |

### 3.2.2 Specification Extended Instructions

Table 3.2 lists the RXv2 instructions with specifications extended from the RXv1 instruction set.

Table 3.2 List of Specification Extended Instructions

| Item | Mnemonic | Overview of Specification Extension |
| :---: | :---: | :---: |
| Floating-point operation instructions | FADD | 3 operands (src, src2, and dst) are added and (Rs, Rs2, and Rd) can be specified. |
|  | FMUL |  |
|  | FSUB |  |
| Data transfer instructions | STNZ | Register direct Rn can be directly specified as a source operand. |
|  | STZ |  |
| System manipulation instructions | MVFC | The EXTB register can be specified as an operand. |
|  | MVTC |  |
|  | POPC |  |
|  | PUSHC |  |
|  | RTE | Functions are added to the operation of these instructions since the exclusive control instruction is applied. (Clearing of the LI flag) |
|  | RTFI |  |
| DSP instructions | MACHI | The accumulators A0 and A1 can be specified as operands. The accumulators are extended to a 72-bit width. |
|  | MACLO |  |
|  | MULHI |  |
|  | MULLO |  |
|  | MVFACHI | The accumulators A0 and A1 can be specified as operands. <br> The accumulators are extended to a 72-bit width. <br> In addition, after the value of the accumulator is shifted to the left by the number of bits as specified by the immediate (IMM:2), the value can be read from the register. |
|  | MVFACMI |  |
|  |  |  |
|  | MVTACHI | The accumulators A0 and A1 can be specified as operands. The accumulators are extended to a 72 -bit width. |
|  | MVTACLO |  |
|  | RACW | The accumulators A0 and A1 can be specified as operands. |
|  |  | The accumulators are extended to a 72-bit width. |
|  |  | In addition, after the value of the accumulator is shifted to the left by the number of bits as specified by the immediate (IMM:1), the value is reflected in the rounding operation. |

### 3.3 Guide to This Section

This section describes the functionality of each instruction by showing syntax, operation, function, src/dest to be selected, flag change, and description example.

The following shows how to read this section by using an actual page as an example.
(1)

(4) $\left(\begin{array}{c}\text { syntax } \\ \text { (1) ABS } \\ \text { (2) ABS }\end{array}\right)_{\text {dest }}^{\text {src, dest }}$
(5) $\qquad$

## Operation

1) if ( dest < 0 )
dest = -dest;
(2) if ( src < 0 )
else
dest $=$ src;

## Absolute value

ABSolute
ABS
(2) Arithmetic/logic instruction
(3)

(6) Function
(1) This instruction takes the absolute value of dest and places the result in dest.
(2) This instruction takes the absolute value of sre and places the result in dest.
(7) $\begin{array}{ll}\text { Flag Change } \\ \text { Flag Change Condition }\end{array}$

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | - |  |
| $Z$ | $\sqrt{S}$ | The flag is set when dest is 0 after the operation; otherwise it is cleared. |
| $S$ | $\sqrt{2}$ | The flag is set when the MSB of dest after the operation is 1 ; otherwise it is cleared. |
| O | $\sqrt{ }$ | (1) The flag is set if dest before the operation was 80000000 h ; otherwise it is cleared. <br> (2) The flag is set if src before the operation was 80000000 h ; otherwise it is cleared. |

(8) Instruction Format

| Syntax | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
|  |  | src | dest |  |
| (1) ABS dest | L | - | Rd | 2 |
| (2) ABS src, dest | L | Rs | Rd | 3 |

(9)


## (1) Mnemonic

Indicates the mnemonic name of the instruction explained on the given page. The center column gives a simple description of the operation and the full name of the instruction.
(2) Instruction Type

Indicates the type of instruction.

## (3) Instruction Code

Indicates the page in which instruction code is listed.
Refer to this page for instruction code.
(4) Syntax

Indicates the syntax of the instruction using symbols.
(a) Mnemonic

Describes the mnemonic.
(b) Size specifier .size

For data-transfer instructions, some string-manipulation instructions, and the RMPA instruction, a size specifier can be added to the end of the mnemonic. This determines the size of the data to be handled as follows.

```
.B Byte (8 bits)
.W Word (16 bits)
.L Longword (32 bits)
```

(c) Operand src, dest

Describes the operand.
src Source operand
dest Destination operand
Asrc Source operand (accumulator)
Adest Destination operand (accumulator)

## (5) Operation

Describes the operation performed by the instruction. A C-language-style notation is used for the descriptions of operations.

## (a) Data type

| signed char | Signed byte (8-bit) integer |
| :--- | :--- |
| signed short | Signed word (16-bit) integer |
| signed long | Signed longword (32-bit) integer |
| signed long long | Signed long longword (64-bit) integer |
| unsigned char | Unsigned byte (8-bit) integer |
| unsigned short | Unsigned word (16-bit) integer |
| unsigned long | Unsigned longword (32-bit) integer |
| unsigned long long | Unsigned long longword (64-bit) integer |
| float | Single-precision floating point |

(b) Pseudo-functions
register(n):
register_num(Rn):

Returns register Rn, where n is the register number ( n : 0 to 15). Returns register number n for Rn .
(c) Special notation

## (6) Function

Explains the function of the instruction and precautions to be taken when using it.

## (7) Flag Change

Indicates changes in the states of flags ( $\mathrm{O}, \mathrm{S}, \mathrm{Z}$, and C ) in the PSW. For floating-point instructions, changes in the states of flags (FX, FU, FZ, FO, FV, CE, CX, CU, CZ, CO, and CV) in the FPSW are also indicated.

The symbols in the table mean the following:
-: $\quad$ The flag does not change.
$\checkmark$ : The flag changes depending on condition.

## (8) Instruction Format

Indicates the instruction format.


## Instruction Format



Instruction Format
(c)


## (a) Registers

Rs, Rs2, Rd, Rd2, Ri, and Rb mean that R0 to R15 are specifiable unless stated otherwise.
A0 and A1 are specifiable as the accumulators for DSP instructions.

## (b) Control registers

RXv2 indicates that the PC, ISP, USP, INTB, PSW, BPC, BPSW, FINTV, FPSW, and EXTB are selectable. The PC is only selectable as the src operand of MVFC and PUSHC instructions.

## (c) Flag and bit

"flag" indicates that a bit ( U or I ) or a flag ( $\mathrm{O}, \mathrm{S}, \mathrm{Z}$, or C ) in the PSW is specifiable.
(d) Immediate value
\#IMM:n, \#UIMM:n, and \#SIMM:n indicate n-bit immediate values. When extension is necessary, UIMM specifies zero extension and SIMM specifies sign extension.

## (e) Size extension specifier (.memex) appended to a memory operand

The sizes of memory operands and forms of extension are specified as follows. Each instruction with a size-extension specifier is expanded accordingly and then executed at the corresponding processing size.

| memex | Size | Extension |
| :--- | :--- | :--- |
| B | Byte | Sign extension |
| UB | Byte | Zero extension |
| W | Word | Sign extension |
| UW | Word | Zero extension |
| L | Longword | None |

If the extension specifier is omitted, byte size is assumed for bit-manipulation instructions and longword size is assumed for other instructions.

## (f) Processing size

The processing size indicates the size for transfer or calculation within the CPU.
(9) Description Example

Shows a description example for the instruction.

The following explains the syntax of BCnd, BRA, and BSR instructions by using the BRA instruction as an actual example.
BRA Uncondtionant realive branch BRA
(4) Syntax
Page: 223
(b) Operation $\mathrm{PC}=\mathrm{PC}+\mathrm{src}$;

## Function

- This instruction executes a relative branch to destination address specified by src


## Flag Change

- This instruction does not affect the states of flags
Instruction Format

| Syntax | Length | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
|  |  | src | Range of pcdsp/Rs |  |
| BRA(.length) src | S | pcdsp:3 | $3 \leq$ pcdsp $\leq 10$ | 1 |
|  | B | pcdsp:8 | $-128 \leq$ pcdsp $\leq 127$ | 2 |
|  | W | pcdsp:16 | $-32768 \leq$ pcdsp $\leq 32767$ | 3 |
|  | A | pcdsp:24 | $-8388608 \leq$ pcdsp $\leq 8388607$ | 4 |
|  | L | Rs | $-2147483648 \leq$ Rs $\leq 2147483647$ | 2 |

Description Example

| BRA | label1 |
| :--- | :--- |
| BRA.A | label2 |
| BRA | R1 |
|  |  |

Note: For the RX Family assembler manufactured by Renesas Electronics Corp., enter a destination address specified by a label or an effective address as the displacement value (pcdsp:3, pcdsp:8, pcdsp:16, pcdsp:24). The value of the specified address minus the address where the instruction is allocated will be stored in the pcdsp section of the instruction

## Description Example

BRA label
BRA 1000 h

## (4) Syntax

Indicates the syntax of the instruction using symbols.
(a) Mnemonic

Describes the mnemonic.
(b) Branch distance specifier .length

For branch or jump instructions, a branch distance specifier can be added to the end of the mnemonic. This determines the number of bits to be used to represent the relative distance value for the branch.
.S 3-bit PC forward relative specification. Valid values are 3 to 10.
.B 8 -bit PC relative specification. Valid values are -128 to 127.
.W 16-bit PC relative specification. Valid values are -32768 to 32767.
.A 24-bit PC relative specification. Valid values are -8388608 to 8388607.
.L 32-bit PC relative specification. Valid values are -2147483648 to 2147483647.

### 3.4 Instructions in Detail

The following pages give details of the individual instructions for the RX Family.

## ABS

## Absolute value <br> ABSolute

Arithmetic/logic instruction

## Syntax

(1) ABS dest
(2) ABS src, dest

## Operation

(1) if ( dest < 0 )
dest $=-$ dest;
(2) if ( src < 0 ) dest = -src;
else
dest = src;

## Function

(1) This instruction takes the absolute value of dest and places the result in dest.
(2) This instruction takes the absolute value of src and places the result in dest.

Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | - |  |
| $Z$ | $\sqrt{S}$ | The flag is set when dest is 0 after the operation; otherwise it is cleared. |
| $S$ | $\sqrt{2}$ | The flag is set when the MSB of dest after the operation is 1; otherwise it is cleared. |
| $O$ | $\sqrt{\text { (1) The flag is set if dest before the operation was 80000000h; otherwise it is cleared. }}$(2) The flag is set if src before the operation was 80000000h; otherwise it is cleared. |  |

## Instruction Format

| Syntax |  | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | src | dest |  |
| (1) ABS | dest | L | - | Rd | 2 |
| (2) ABS | src, dest | L | Rs | Rd | 3 |

## Description Example

```
ABS
    R2
ABS R1, R2
```

ADC

## Addition with carry <br> ADd with Carry

## ADC

## Arithmetic/logic instruction

Instruction Code
Page: 212

## Syntax

ADC src, dest

## Operation

```
dest = dest + src + C;
```


## Function

- This instruction adds dest, src, and the C flag and places the result in dest.


## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | $\sqrt{ }$ | The flag is set if an unsigned operation produces an overflow; otherwise it is cleared. |
| $Z$ | $\sqrt{2}$ | The flag is set if dest is 0 after the operation; otherwise it is cleared. |
| S | $\sqrt{ }$ | The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared. |
| O | $\sqrt{ }$ | The flag is set if a signed operation produces an overflow; otherwise it is cleared. |

## Instruction Format

| Syntax | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
|  |  | src | dest |  |
| ADC src, dest | L | \#SIMM:8 | Rd | 4 |
|  | L | \#SIMM:16 | Rd | 5 |
|  | L | \#SIMM:24 | Rd | 6 |
|  | L | \#IMM:32 | Rd | 7 |
|  | L | Rs | Rd | 3 |
|  | L | [Rs].L | Rd | 4 |
|  | L | dsp:8[Rs].L* | Rd | 5 |
|  | L | dsp:16[Rs].L* | Rd | 6 |

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 4) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $1020(255 \times 24)$ can be specified; with dsp:16, values from 0 to $262140(65535 \times 4)$ can be specified. The value divided by 4 will be stored in the instruction code.

Description Example

| ADC | $\# 127, R 2$ |
| :--- | :--- |
| ADC | R1, R2 |
| ADC | $[R 1], R 2$ |

## ADD

## Addition without carry <br> ADD

## ADD

Arithmetic/logic instruction

## Syntax

Instruction Code
Page: 213
(1) ADD src, dest
(2) ADD src, src2, dest

## Operation

(1) dest $=$ dest + src;
(2) dest $=\operatorname{src}+\operatorname{src} 2$;

## Function

(1) This instruction adds dest and src and places the result in dest.
(2) This instruction adds src and src2 and places the result in dest.

## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | $\sqrt{ }$ | The flag is set if an unsigned operation produces an overflow; otherwise it is cleared. |
| $Z$ | $\sqrt{2}$ | The flag is set if dest is 0 after the operation; otherwise it is cleared. |
| S | $\sqrt{ }$ | The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared. |
| O | $\sqrt{ }$ | The flag is set if a signed operation produces an overflow; otherwise it is cleared. |

## Instruction Format

| Syntax |  | Processing Size | Operand |  |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | src | src2 | dest |  |
| (1) ADD | src, dest | L | \#UIMM:4 | - | Rd | 2 |
|  |  | L | \#SIMM:8 | - | Rd | 3 |
|  |  | L | \#SIMM:16 | - | Rd | 4 |
|  |  | L | \#SIMM:24 | - | Rd | 5 |
|  |  | L | \#IMM:32 | - | Rd | 6 |
|  |  | L | Rs | - | Rd | 2 |
|  |  | L | [Rs].memex | - | Rd | $\begin{aligned} & 2 \text { (memex == UB) } \\ & 3 \text { (memex != UB) } \end{aligned}$ |
|  |  | L | dsp:8[Rs].memex* | - | Rd | $\begin{aligned} & 3 \text { (memex == UB) } \\ & 4 \text { (memex != UB) } \end{aligned}$ |
|  |  | L | dsp:16[Rs].memex* | - | Rd | $\begin{aligned} & 4 \text { (memex == UB) } \\ & 5 \text { (memex != UB) } \end{aligned}$ |
| (2) ADD | src, src2, dest | L | \#SIMM:8 | Rs | Rd | 3 |
|  |  | L | \#SIMM:16 | Rs | Rd | 4 |
|  |  | L | \#SIMM:24 | Rs | Rd | 5 |
|  |  | L | \#IMM:32 | Rs | Rd | 6 |
|  |  | L | Rs | Rs2 | Rd | 3 |

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $510(255 \times 2)$ can be specified when the size extension specifier is .W or .UW, or values from 0 to $1020(255 \times 4)$ when the specifier is .L. With dsp:16, values from 0 to $131070(65535 \times 2)$ can be specified when the size extension specifier is.$W$ or .UW, or values from 0 to $262140(65535 \times 4)$ when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

## Description Example

| ADD | $\# 15, ~ R 2$ |
| :--- | :--- |
| ADD | R1, R2 |
| ADD | [R1], R2 |
| ADD | [R1]. UB, R2 |
| ADD | \#127, R1, R2 |
| ADD | R1, R2, R3 |

## AND

## Logical AND <br> AND

AND

Arithmetic/logic instruction<br>Instruction Code<br>Page: 215

## Syntax

(1) AND src, dest
(2) AND src, src2, dest

## Operation

(1) dest $=$ dest \& src;
(2) dest $=$ src \& src2;

## Function

(1) This instruction logically ANDs dest and src and places the result in dest.
(2) This instruction logically ANDs src and src2 and places the result in dest.

## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | - |  |
| $Z$ | $\sqrt{2}$ | The flag is set if dest is 0 after the operation; otherwise it is cleared. |
| $S$ | $\sqrt{3}$ | The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared. |
| $O$ | - |  |

## Instruction Format

| Syntax |  | Processing Size | Operand |  |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | src | src2 | dest |  |
| (1) AND src dest |  | L | \#UIMM:4 | - | Rd | 2 |
|  |  | L | \#SIMM:8 | - | Rd | 3 |
|  |  | L | \#SIMM:16 | - | Rd | 4 |
|  |  | L | \#SIMM:24 | - | Rd | 5 |
|  |  | L | \#IMM:32 | - | Rd | 6 |
|  |  | L | Rs | - | Rd | 2 |
|  |  | L | [Rs].memex | - | Rd | $\begin{aligned} & 2 \text { (memex == UB) } \\ & 3 \text { (memex != UB) } \end{aligned}$ |
|  |  | L | dsp:8[Rs].memex* | - | Rd | $\begin{aligned} & 3 \text { (memex == UB) } \\ & 4 \text { (memex != UB) } \end{aligned}$ |
|  |  | L | dsp:16[Rs].memex* | - | Rd | $\begin{aligned} & 4 \text { (memex == UB) } \\ & 5 \text { (memex != UB) } \end{aligned}$ |
| (2) AND | src, src2, dest | L | Rs | Rs2 | Rd | 3 |

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $510(255 \times 2)$ can be specified when the size extension specifier is.$W$ or .UW, or values from 0 to $1020(255 \times 4)$ when the specifier is .L. With dsp:16, values from 0 to $131070(65535 \times 2)$ can be specified when the size extension specifier is.$W$ or.$U W$, or values from 0 to $262140(65535 \times 4)$ when the specifier is. L . The value divided by 2 or 4 will be stored in the instruction code.

## Description Example

```
AND #15, R2
AND R1, R2
AND [R1], R2
AND [R1].UW, R2
AND R1, R2, R3
```


# BCLR 

## Clearing a bit <br> Bit CLeaR

Bit manipulation instruction
Instruction Code
Page: 217
BCLR src, dest

## Operation

(1) When dest is a memory location:
unsigned char dest;
dest \& $=$ ~ ( $1 \ll(\operatorname{src} \& 7))$;
(2) When dest is a register:
register unsigned long dest;
dest \& $=$ ~ ( $1 \ll(\operatorname{src} \& 31$ ));

## Function

- This instruction clears the bit of dest, which is specified by src.
- The immediate value given as src is the number (position) of the bit.

The range for IMM: 3 operands is $0 \leq \mathrm{IMM}: 3 \leq 7$. The range for $\mathrm{IMM}: 5$ is $0 \leq \mathrm{IMM}: 5 \leq 31$.

## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
|  |  | src | dest |  |
| (1) BCLR src, dest | B | \#IMM:3 | [Rd].B | 2 |
|  | B | \#IMM:3 | dsp:8[Rd].B | 3 |
|  | B | \#IMM:3 | dsp:16[Rd].B | 4 |
|  | B | Rs | [Rd].B | 3 |
|  | B | Rs | dsp:8[Rd].B | 4 |
|  | B | Rs | dsp:16[Rd].B | 5 |
| (2) BCLR src, dest | L | \#IMM:5 | Rd | 2 |
|  | L | Rs | Rd | 3 |

## Description Example

| BCLR | $\# 7, \quad[\mathrm{R} 2]$ |
| :--- | :--- |
| BCLR | $\mathrm{R} 1, \quad[\mathrm{R} 2]$ |
| BCLR | $\# 31, \mathrm{R} 2$ |
| BCLR | $\mathrm{R} 1, \mathrm{R} 2$ |

## Relative conditional branch Branch Conditionally

Branch instruction
Instruction Code
Page: 219

## Syntax

```
BCnd(.length) src
```


## Operation

```
if ( Cnd )
    PC = PC + src;
```


## Function

- This instruction makes the flow of relative branch to the location indicated by src when the condition specified by Cnd is true; if the condition is false, branching does not proceed.
- The following table lists the types of BCnd.

| BCnd |  | Condition | Expression | BCnd |  | Condition | Expression |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { BGEU, } \\ & \text { BC } \end{aligned}$ | $\mathrm{C}==1$ | Equal to or greater than/ $\leq$ C flag is 1 |  | BLTU, BNC | $\mathrm{C}==0$ | Less than/ C flag is 0 | > |
| $\begin{aligned} & \hline \mathrm{BEQ}, \\ & \mathrm{BZ} \end{aligned}$ | $\mathrm{Z}==1$ | Equal to/Z flag is 1 | $=$ | BNE, <br> BNZ | $\mathrm{Z}==0$ | Not equal to/Z flag is 0 | \# |
| BGTU | (C \& ${ }^{\sim}$ ) $==1$ Greater than |  | < | BLEU | (C \& ${ }^{\sim}$ ) $==0$ | Equal to or less than | $\geq$ |
| BPZ | S == 0 | Positive or zero | $0 \leq$ | BN | $\mathrm{S}==1$ | Negative | $0>$ |
| BGE | $\left(S^{\wedge} \mathrm{O}\right)=0$ | Equal to or greater than as signed integer |  | BLE | $\begin{aligned} & \left(\left(\mathrm{S}^{\wedge} \mathrm{O}\right) \mid\right. \\ & \mathrm{Z})==1 \end{aligned}$ | Equal to or less than as signed integer | $\geq$ |
| BGT | $\begin{aligned} & \left(\left(\mathrm{S}^{\wedge} \mathrm{O}\right) \mid\right. \\ & \mathrm{Z})==0 \end{aligned}$ | Greater than as signed integer |  | BLT | $\left(S^{\wedge} \mathrm{O}\right)==1$ | Less than as signed integer | > |
| BO | $\mathrm{O}=1$ | O flag is 1 |  | BNO | $\mathrm{O}==0$ | O flag is 0 |  |

## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax | Length | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
|  |  | src | Range of pcdsp |  |
| (1) BEQ.S src | S | pcdsp:3 | $3 \leq$ pcdsp $\leq 10$ | 1 |
| (2) BNE.S src | S | pcdsp:3 | $3 \leq$ pcdsp $\leq 10$ | 1 |
| (3) BCnd.B src | B | pcdsp:8 | $-128 \leq$ pcdsp $\leq 127$ | 2 |
| (4) BEQ.W src | W | pcdsp:16 | $-32768 \leq$ pcdsp $\leq 32767$ | 3 |
| (5) BNE.W src | W | pcdsp:16 | $-32768 \leq$ pcdsp $\leq 32767$ | 3 |

## Description Example

BC label1
BC.B label2
Note: For the RX Family assembler manufactured by Renesas Electronics Corp., enter a destination address specified by a label or an effective address as the displacement value (pcdsp:3, pcdsp:8, pcdsp:16). The value of the specified address minus the address where the instruction is allocated will be stored in the pcdsp section of the instruction.

## Description Example

BC label
BC 1000h

## BMCnd

## Conditional bit transfer Bit Move Conditionally

BMCnd

## Bit manipulation instruction

Instruction Code
Page: 221

BMCnd src, dest

## Operation

(1) When dest is a memory location:
unsigned char dest;
if ( Cnd )
dest |= ( $1 \ll(\operatorname{src} \& 7))$;
else
dest \& $=$ ~ $1 \ll(\operatorname{src} \& 7))$;
(2) When dest is a register:
register unsigned long dest;
if ( Cnd )
dest |= ( $1 \ll(\operatorname{src} \& 31))$;
else
dest \& $=$ ~ ( $1 \ll(\operatorname{src} \& 31$ ));

## Function

- This instruction moves the truth-value of the condition specified by Cnd to the bit of dest, which is specified by src; that is, 1 or 0 is transferred to the bit if the condition is true or false, respectively.
- The following table lists the types of BMCnd.

| BMCnd |  | Condition | Expression | BMCnd |  | Condition | Expression |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BMGEU, BMC | $C==1$ | Equal to or greater than/ C flag is 1 | $\leq$ | BMLTU, BMNC | $\mathrm{C}=0$ | Less than/ C flag is 0 | > |
| BMEQ, <br> BMZ | $\mathrm{Z}==1$ | Equal to/Z flag is 1 | $=$ | BMNE, BMNZ | $\mathrm{Z}==0$ | Not equal to/Z flag is 0 | \# |
| BMGTU | (C \& Z Z) $==1$ Greater than |  | < | BMLEU | (C \& ${ }^{\text {Z }}$ ) $==0$ Equal to or less than |  | $\geq$ |
| BMPZ | $\mathrm{S}=0$ | Positive or zero | $0 \leq$ | BMN | S ==1 | Negative | $0>$ |
| BMGE | $\left(\mathrm{S}^{\wedge} \mathrm{O}\right)=0$ | Equal to or greater than as signed integer | $\leq$ | BMLE | $\begin{aligned} & \left(\left(\mathrm{S}^{\wedge} \mathrm{O}\right) \mid\right. \\ & \mathrm{Z})==1 \end{aligned}$ | Equal to or less than as signed integer | $\geq$ |
| BMGT | $\begin{aligned} & \left(\left(\mathrm{S}^{\wedge} \mathrm{O}\right) \mid\right. \\ & \mathrm{Z})==0 \end{aligned}$ | Greater than as signed integer | < | BMLT | $\left(S^{\wedge} \mathrm{O}\right)==1$ | Less than as signed integer | > |
| BMO | $\mathrm{O}=1$ | O flag is 1 |  | BMNO | $\mathrm{O}==0$ | O flag is 0 |  |

- The immediate value given as src is the number (position) of the bit.

The range for IMM:3 operands is $0 \leq \mathrm{IMM}: 3 \leq 7$. The range for IMM: 5 is $0 \leq \mathrm{IMM}: 5 \leq 31$.

## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax |  | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | src | dest |  |
| (1) BMCnd | src, dest | B | \#IMM:3 | [Rd].B | 3 |
|  |  | B | \#IMM:3 | dsp:8[Rd].B | 4 |
|  |  | B | \#IMM:3 | dsp:16[Rd].B | 5 |
| (2) BMCnd | src, dest | L | \#IMM:5 | Rd | 3 |

## Description Example

```
BMC #7, [R2]
BMZ #31, R2
```


## BNOT

## Inverting a bit <br> Bit NOT

## Syntax

BNOT src, dest

## Operation

(1) When dest is a memory location:
unsigned char dest;
dest $\wedge=(1 \ll(\operatorname{src} \& 7))$;
(2) When dest is a register:
register unsigned long dest;
dest $\wedge=(1 \ll(\operatorname{src} \& 31))$;

## Function

- This instruction inverts the value of the bit of dest, which is specified by src, and places the result into the specified bit.
- The immediate value given as src is the number (position) of the bit.

The range for IMM: 3 operands is $0 \leq \mathrm{IMM}: 3 \leq 7$. The range for $\mathrm{IMM}: 5$ is $0 \leq \mathrm{IMM}: 5 \leq 31$.

## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax |  | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | src | dest |  |
| (1) BNOT | src, dest | B | \#IMM:3 | [Rd].B | 3 |
|  |  | B | \#IMM:3 | dsp:8[Rd].B | 4 |
|  |  | B | \#IMM:3 | dsp:16[Rd].B | 5 |
|  |  | B | Rs | [Rd].B | 3 |
|  |  | B | Rs | dsp:8[Rd].B | 4 |
|  |  | B | Rs | dsp:16[Rd].B | 5 |
| (2) BNOT | src, dest | L | \#IMM:5 | Rd | 3 |
|  |  | L | Rs | Rd | 3 |

## Description Example

| BNOT | $\# 7,[\mathrm{R} 2]$ |
| :--- | :--- |
| BNOT | $\mathrm{R} 1, \quad[\mathrm{R} 2]$ |
| BNOT | $\# 31, \mathrm{R} 2$ |
| BNOT | $\mathrm{R} 1, \mathrm{R} 2$ |

## BRA

## Unconditional relative branch BRanch Always

# BRA 

Branch instruction
Instruction Code
Page: 224

## Syntax

BRA(.length) src

## Operation

```
PC = PC + src;
```


## Function

- This instruction executes a relative branch to destination address specified by src.


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax | Length | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
|  |  | src | Range of pcdsp/Rs |  |
| BRA(.length) src | S | pcdsp:3 | $3 \leq$ cdsp $\leq 10$ | 1 |
|  | B | pcdsp:8 | $-128 \leq$ pcdsp $\leq 127$ | 2 |
|  | W | pcdsp:16 | $-32768 \leq$ pcdsp $\leq 32767$ | 3 |
|  | A | pcdsp:24 | $-8388608 \leq$ pcdsp $\leq 8388607$ | 4 |
|  | L | Rs | $-2147483648 \leq$ Rs $\leq 2147483647$ | 2 |

## Description Example

```
BRA label1
BRA.A label2
BRA R1
BRA.L R2
```

Note: For the RX Family assembler manufactured by Renesas Electronics Corp., enter a destination address specified by a label or an effective address as the displacement value (pcdsp:3, pcdsp:8, pcdsp:16, pcdsp:24). The value of the specified address minus the address where the instruction is allocated will be stored in the pcdsp section of the instruction.

Description Example
BRA label
BRA 1000h

## BRK

## Unconditional trap

BReaK

System manipulation instruction<br>Instruction Code<br>Page: 225

## Syntax

BRK

## Operation

```
tmp0 = PSW;
U = 0;
I = 0;
PM = 0;
tmp1 = PC + 1;
PC = *IntBase;
SP = SP - 4;
*SP = tmp0;
SP = SP - 4;
*SP = tmp1;
```


## Function

- This instruction generates an unconditional trap of number 0 .
- This instruction causes a transition to supervisor mode and clears the PM bit in the PSW.
- This instruction clears the U and I bits in the PSW.
- The address of the instruction next to the executed BRK instruction is saved.


## Flag Change

- This instruction does not affect the states of flags.
- The state of the PSW before execution of this instruction is preserved on the stack.


## Instruction Format

| Syntax | Code Size (Byte) |
| :--- | :--- |
| BRK | 1 |

## Description Example

BRK

## BSET

## Setting a bit

Bit SET

Bit manipulation instruction

## Syntax

```
BSET src, dest
```


## Operation

(1) When dest is a memory location:
unsigned char dest;
dest |= ( $1 \ll(\operatorname{src} \& 7))$;
(2) When dest is a register:
register unsigned long dest;
dest $\mid=(1 \ll(\operatorname{src} \& 31))$;

## Function

- This instruction sets the bit of dest, which is specified by src.
- The immediate value given as src is the number (position) of the bit.

The range for IMM: 3 operands is $0 \leq \mathrm{IMM}: 3 \leq 7$. The range for $\mathrm{IMM}: 5$ is $0 \leq \mathrm{IMM}: 5 \leq 31$.

## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
|  |  | src | dest |  |
| (1) BSET src, dest | B | \#IMM:3 | [Rd].B | 2 |
|  | B | \#IMM:3 | dsp:8[Rd].B | 3 |
|  | B | \#IMM:3 | dsp:16[Rd].B | 4 |
|  | B | Rs | [Rd].B | 3 |
|  | B | Rs | dsp:8[Rd].B | 4 |
|  | B | Rs | dsp:16[Rd].B | 5 |
| (2) BSET src, dest | L | \#IMM:5 | Rd | 2 |
|  | L | Rs | Rd | 3 |

## Description Example

| BSET | $\# 7, \quad[\mathrm{R} 2]$ |
| :--- | :--- |
| BSET | $\mathrm{R} 1, \quad[\mathrm{R} 2]$ |
| BSET | $\# 31, \mathrm{R} 2$ |
| BSET | $\mathrm{R} 1, \mathrm{R} 2$ |

## BSR

## Relative subroutine branch <br> Branch to SubRoutine

## Syntax

```
BSR(.length) src
```


## Operation

```
SP = SP - 4;
*SP = ( PC + n ) *;
PC = PC + srC;
```

Notes: 1. $(\mathrm{PC}+\mathrm{n})$ is the address of the instruction following the BSR instruction.
2. "n" indicates the code size. For details, refer to "Instruction Format".

## Function

- This instruction executes a relative branch to destination address specified by src.


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax | Length | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
|  |  | src | Range of pcdsp/Rs |  |
| BSR(.length) src | W | pcdsp:16 | $-32768 \leq$ pcdsp $\leq 32767$ | 3 |
|  | A | pcdsp:24 | -8388608 $\leq$ pcdsp $\leq 8388607$ | 4 |
|  | L | Rs | $-2147483648 \leq$ Rs $\leq 2147483647$ | 2 |

## Description Example

```
BSR label1
BSR.A label2
BSR R1
BSR.L R2
```

Note: For the RX Family assembler manufactured by Renesas Electronics Corp., enter a destination address specified by a label or an effective address as the displacement value (pcdsp:16, pcdsp:24). The value of the specified address minus the address where the instruction is allocated will be stored in the pcdsp section of the instruction.

## Description Example

BSR label
BSR 1000h

## Testing a bit

Bit TeST

Bit manipulation instruction
Syntax
Instruction Code
Page: 228
BTST src, src2

## Operation

(1) When src2 is a memory location:
unsigned char src2;
$Z=\sim((\operatorname{src} 2 \gg(\operatorname{src} \& 7)) \& 1) ;$
$C=((\operatorname{src} 2 \gg(\operatorname{src} \& 7)) \& 1) ;$
(2) When src2 is a register:
register unsigned long src2;
$Z=\sim((\operatorname{src} 2 \gg(\operatorname{src} \& 31)) \& 1) ;$
$C=((\operatorname{src} 2 \gg(\operatorname{src} \& 31)) \& 1) ;$

## Function

- This instruction moves the inverse of the value of the bit of scr2, which is specified by src, to the Z flag and the value of the bit of scr2, which is specified by src, to the C flag.
- The immediate value given as src is the number (position) of the bit.

The range for $\mathrm{IMM}: 3$ operands is $0 \leq \mathrm{IMM}: 3 \leq 7$. The range for $\mathrm{IMM}: 5$ is $0 \leq \mathrm{IMM}: 5 \leq 31$.

## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | $\sqrt{ }$ | The flag is set if the specified bit is 1; otherwise it is cleared. |
| $Z$ | $\sqrt{2}$ | The flag is set if the specified bit is 0; otherwise it is cleared. |
| S | - |  |
| O | - |  |

Instruction Format

| Syntax |  | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | src | src2 |  |
| (1) BTST | src, src2 |  | B | \#IMM:3 | [Rs].B | 2 |
|  |  | B | \#IMM:3 | dsp:8[Rs].B | 3 |
|  |  | B | \#IMM:3 | dsp:16[Rs].B | 4 |
|  |  | B | Rs | [Rs2].B | 3 |
|  |  | B | Rs | dsp:8[Rs2].B | 4 |
|  |  | B | Rs | dsp:16[Rs2].B | 5 |
| (2) BTST | src, src2 | L | \#IMM:5 | Rs | 2 |
|  |  | L | Rs | Rs2 | 3 |

## Description Example

| BTST | $\# 7, \quad[\mathrm{R} 2]$ |
| :--- | :--- |
| BTST | $\mathrm{R} 1, \quad$ [R2] |
| BTST | $\# 31, ~ R 2$ |
| BTST | R1, R2 |

CLRPSW
Clear a flag or bit in the PSW
CLeaR flag in PSW

## CLRPSW

## System manipulation instruction

Instruction Code
Page: 230
CLRPSW dest

## Operation

```
dest = 0;
```


## Function

- This instruction clears the O, S, Z, or C flag, which is specified by dest, or the U or I bit.
- In user mode, writing to the U or I bit is ignored. In supervisor mode, all flags and bits can be written to.


## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | ${ }^{*}$ |  |
| $Z$ | ${ }^{*}$ |  |
| S | ${ }^{*}$ |  |
| O | ${ }^{*}$ |  |

Note: * The specified flag becomes 0 .

## Instruction Format

|  | Operand <br> Syntax |  |
| :--- | :--- | :--- |
| dest | Code Size (Byte) |  |

## Description Example

```
CLRPSWC
```

CLRPSW ..... Z

## Comparison <br> CoMPare

Arithmetic/logic instruction<br>Instruction Code<br>Page: 231

## Syntax

CMP src, src2

## Operation

```
src2 - src;
```


## Function

- This instruction changes the states of flags in the PSW to reflect the result of subtracting src from src2.


## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | $\sqrt{ }$ | The flag is set if an unsigned operation does not produce an overflow; otherwise it is cleared. |
| $Z$ | $\sqrt{Z}$ | The flag is set if the result of the operation is 0; otherwise it is cleared. |
| $S$ | $\sqrt{2}$ | The flag is set if the MSB of the result of the operation is 1 ; otherwise it is cleared. |
| O | $\sqrt{ }$ | The flag is set if a signed operation produces an overflow; otherwise it is cleared. |

## Instruction Format

| Syntax | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
|  |  | src | src2 |  |
| CMP src, src2 | L | \#UIMM:4 | Rs | 2 |
|  | L | \#UIMM:8*1 | Rs | 3 |
|  | L | \#SIMM:8* ${ }^{* 1}$ | Rs | 3 |
|  | L | \#SIMM:16 | Rs | 4 |
|  | L | \#SIMM:24 | Rs | 5 |
|  | L | \#IMM:32 | Rs | 6 |
|  | L | Rs | Rs2 | 2 |
|  | L | [Rs].memex | Rs2 | $\begin{aligned} & 2 \text { (memex == UB) } \\ & 3 \text { (memex != UB) } \end{aligned}$ |
|  | L | dsp:8[Rs].memex*2 | Rs2 | $\begin{aligned} & 3 \text { (memex == UB) } \\ & 4 \text { (memex != UB) } \end{aligned}$ |
|  | L | dsp:16[Rs].memex*2 | Rs2 | $\begin{aligned} & 4 \text { (memex == UB) } \\ & 5 \text { (memex != UB) } \end{aligned}$ |

[^0]
## Description Example

| CMP | $\# 7, ~ R 2$ |
| :--- | :--- |
| CMP | R1, R2 |
| CMP | $[R 1], ~ R 2$ |

## Signed division

DIVide
DIV

## Arithmetic/logic instruction <br> Instruction Code <br> Page: 233

## Syntax

DIV src, dest

## Operation

```
dest = dest / src;
```


## Function

- This instruction divides dest by src as signed values and places the quotient in dest. The quotient is rounded towards 0 .
- The calculation is performed in 32 bits and the result is placed in 32 bits.
- The value of dest is undefined when the divisor (src) is 0 or when overflow is generated after the operation.


## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | - |  |
| $Z$ | - | This flag is set if the divisor (src) is 0 or the calculation is $-2147483648 /-1 ;$ otherwise it is <br> cleared. |
| S | - | $V$ |
| O |  |  |

## Instruction Format

| Syntax | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
|  |  | src | dest |  |
| DIV src, dest | L | \#SIMM:8 | Rd | 4 |
|  | L | \#SIMM:16 | Rd | 5 |
|  | L | \#SIMM:24 | Rd | 6 |
|  | L | \#IMM:32 | Rd | 7 |
|  | L | Rs | Rd | 3 |
|  | L | [Rs].memex | Rd | $\begin{aligned} & 3 \text { (memex == UB) } \\ & 4 \text { (memex != UB) } \end{aligned}$ |
|  | L | dsp:8[Rs].memex* | Rd | $\begin{aligned} & 4 \text { (memex == UB) } \\ & 5 \text { (memex != UB) } \end{aligned}$ |
|  | L | dsp:16[Rs].memex* | Rd | $\begin{aligned} & 5 \text { (memex == UB) } \\ & 6 \text { (memex != UB) } \end{aligned}$ |

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $510(255 \times 2$ ) can be specified when the size extension specifier is .W or .UW, or values from 0 to $1020(255 \times 4)$ when the specifier is .L. With dsp:16, values from 0 to $131070(65535 \times 2)$ can be specified when the size extension specifier is.$W$ or. UW , or values from 0 to $262140(65535 \times 4)$ when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

## Description Example

DIV \#10, R2
DIV R1, R2
DIV [R1], R2
DIV $3[R 1] . B, R 2$

## Unsigned division

DIVide Unsigned

Arithmetic/logic instruction<br>Instruction Code<br>Page: 235

## Syntax

DIVU src, dest

## Operation

```
dest = dest / src;
```


## Function

- This instruction divides dest by src as unsigned values and places the quotient in dest. The quotient is rounded towards 0 .
- The calculation is performed in 32 bits and the result is placed in 32 bits.
- The value of dest is undefined when the divisor (src) is 0 .


## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | - |  |
| $Z$ | - |  |
| S | - |  |
| O | $\sqrt{ }$ | The flag is set if the divisor (src) is $0 ;$ otherwise it is cleared. |

## Instruction Format

|  | $\begin{array}{l}\text { Processing } \\ \text { Size }\end{array}$ |  | Operand |  |
| :--- | :--- | :--- | :--- | :--- |\(\left.\quad \begin{array}{l}Code Size <br>

(Byte)\end{array}\right]\)

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $510(255 \times 2)$ can be specified when the size extension specifier is .W or .UW, or values from 0 to $1020(255 \times 4)$ when the specifier is .L. With dsp:16, values from 0 to $131070(65535 \times 2)$ can be specified when the size extension specifier is.$W$ or.$U W$, or values from 0 to $262140(65535 \times 4)$ when the specifier is.$L$. The value divided by 2 or 4 will be stored in the instruction code.

## Description Example

DIVU \#10, R2
DIVU R1, R2
DIVU [R1], R2
DIVU 3[R1].UB, R2

## EMACA

Extend multiply-accumulate to the accumulator
Extend Multiply-ACcumulate to
Accumulator

## EMACA

DSP instruction
Instruction Code
Page: 236

## Syntax

EMACA src, src2, Adest

## Operation

```
signed 72bit tmp;
tmp = (signed long) src * (signed long) src2;
Adest = Adest + tmp;
```


## Function

- This instruction multiplies src by src2, and adds the result to the value in the accumulator (ACC). The result of addition is stored in ACC. src and src2 are treated as signed integers.



## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  | Operand |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Code Size <br> Syntax <br> (Byte) |  |  |  |  |
| EMACA | src, src2, Adest | Rs | src2 | Adest |

## Description Example

EMACA
R1, R2, A1

## EMSBA <br> Extended multiply-subtract to the accumulator <br> Extended Multiply-SuBtract to <br> Accumulator

## EMSBA

DSP instruction
Instruction Code
Page: 236

## Syntax

```
EMSBA src, src2, Adest
```


## Operation

```
signed 72bit tmp;
tmp = (signed long) src * (signed long) src2;
Adest = Adest - tmp;
```


## Function

- This instruction multiplies src by src2, and subtracts the result to the value in the accumulator (ACC). The result of subtraction is stored in ACC. src and src2 are treated as signed integers.



## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  | Operand |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Code Size <br> Syntax <br> (Byte) |  |  |  |  |
| EMSBA | src, src2, Adest | Rs | src2 | Adest |

## Description Example

EMSBA<br>R1, R2, A1

## EMUL

## Signed multiplication

 Extended MULtiply, signedEMUL
Arithmetic/logic instruction
Instruction Code
Page: 237

EMUL src, dest

## Operation

```
dest2:dest = dest * src;
```


## Function

- This instruction multiplies dest by src, treating both as signed values.
- The calculation is performed on src and dest as 32-bit operands to obtain a 64-bit result, which is placed in the register pair, dest2:dest ( $\mathrm{R}(\mathrm{n}+1$ ): Rn ).
- Any of the 15 general registers ( Rn ( $\mathrm{n}: 0$ to 14 )) is specifiable for dest.

Note: The accumulator (ACCO) is used to perform the function. The value of ACCO after executing the instruction is undefined.

| Register Specified for dest | Registers Used for 64-Bit Extension |
| :---: | :---: |
| R0 | R1:R0 |
| R1 | R2:R1 |
| R2 | R3:R2 |
| R3 | R4:R3 |
| R4 | R5:R4 |
| R5 | R6:R5 |
| R6 | R7:R6 |
| R7 | R8:R7 |
| R8 | R9:R8 |
| R9 | R10:R9 |
| R10 | R11:R10 |
| R11 | R12:R11 |
| R12 | R13:R12 |
| R13 | R14:R13 |
| R14 | R15:R14 |

## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
|  |  | src | dest |  |
| EMUL src, dest | L | \#SIMM:8 | Rd (Rd=R0 to R14) | 4 |
|  | L | \#SIMM:16 | Rd (Rd=R0 to R14) | 5 |
|  | L | \#SIMM:24 | Rd (Rd=R0 to R14) | 6 |
|  | L | \#IMM:32 | Rd (Rd=R0 to R14) | 7 |
|  | L | Rs | Rd (Rd=R0 to R14) | 3 |
|  | L | [Rs].memex | Rd (Rd=R0 to R14) | $\begin{aligned} & 3 \text { (memex == UB) } \\ & 4 \text { (memex != UB) } \end{aligned}$ |
|  | L | dsp:8[Rs].memex* | Rd (Rd=R0 to R14) | $\begin{aligned} & 4 \text { (memex == UB) } \\ & 5 \text { (memex != UB) } \end{aligned}$ |
|  | L | dsp:16[Rs].memex* | Rd (Rd=R0 to R14) | $\begin{aligned} & 5 \text { (memex == UB) } \\ & 6 \text { (memex != UB) } \end{aligned}$ |

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $510(255 \times 2)$ can be specified when the size extension specifier is .W or .UW, or values from 0 to $1020(255 \times 4)$ when the specifier is .L. With dsp:16, values from 0 to $131070(65535 \times 2)$ can be specified when the size extension specifier is.$W$ or. UW , or values from 0 to $262140(65535 \times 4)$ when the specifier is.$L$. The value divided by 2 or 4 will be stored in the instruction code.

## Description Example

EMUL \#10, R2
EMUL R1, R2
EMUL [R1], R2
EMUL 8[R1].W, R2

## EMULA <br> Extended multiply to the accumulator <br> Extended MULtiply to Accumulator

## EMULA

DSP instruction

## Syntax

EMULA src, src2, Adest

## Operation

```
Adest = (signed long) src * (signed long) src2;
```


## Function

- This instruction multiplies src by src2, and places the result in the accumulator (ACC). src and src2 are treated as signed integers.


Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax | Operand |  |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
|  | src | src2 | Adest |  |
| EMULA src, src2, Adest | Rs | Rs2 | A0, A1 | 3 |

Description Example

EMULA R1, R2, A1

## EMULU

Unsigned multiplication Extended MULtiply, Unsigned

Arithmetic/logic instruction
Instruction Code
Page: 238

Syntax

## Operation

```
dest2:dest = dest * src;
```


## Function

- This instruction multiplies dest by src, treating both as unsigned values.
- The calculation is performed on src and dest as 32-bit operands to obtain a 64-bit result, which is placed in the register pair, dest2:dest ( $\mathrm{R}(\mathrm{n}+1$ ): Rn ).
- Any of the 15 general registers ( Rn ( $\mathrm{n}: 0$ to 14 )) is specifiable for dest.

Note: The accumulator (ACCO) is used to perform the function. The value of ACCO after executing the instruction is undefined.

| Register Specified for dest | Registers Used for 64-Bit Extension |
| :--- | :--- |
| R0 | R1:R0 |
| $R 1$ | $R 2: R 1$ |
| $R 2$ | $R 3: R 2$ |
| $R 3$ | $R 4: R 3$ |
| $R 4$ | $R 5: R 4$ |
| $R 5$ | $R 6: R 5$ |
| $R 6$ | $R 7: R 6$ |
| $R 7$ | $R 8: R 7$ |
| $R 8$ | $R 9: R 8$ |
| $R 10$ | $R 10: R 9$ |
| $R 11$ | $R 11: R 10$ |
| $R 12$ | $R 12: R 11$ |
| $R 13$ | $R 13: R 12$ |
| $R 14$ | $R 14: R 13$ |

## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
|  |  | src | dest |  |
| EMULU src, dest | L | \#SIMM:8 | Rd (Rd=R0 to R14) | 4 |
|  | L | \#SIMM:16 | Rd (Rd=R0 to R14) | 5 |
|  | L | \#SIMM:24 | Rd (Rd=R0 to R14) | 6 |
|  | L | \#IMM:32 | Rd (Rd=R0 to R14) | 7 |
|  | L | Rs | Rd (Rd=R0 to R14) | 3 |
|  | L | [Rs].memex | Rd (Rd=R0 to R14) | $\begin{aligned} & 3 \text { (memex == UB) } \\ & 4 \text { (memex != UB) } \end{aligned}$ |
|  | L | dsp:8[Rs].memex* | Rd (Rd=R0 to R14) | $\begin{aligned} & 4 \text { (memex == UB) } \\ & 5 \text { (memex != UB) } \end{aligned}$ |
|  | L | dsp:16[Rs].memex* | Rd (Rd=R0 to R14) | $\begin{aligned} & 5(\text { memex }==\text { UB) } \\ & 6 \text { (memex != UB) } \end{aligned}$ |

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $510(255 \times 2)$ can be specified when the size extension specifier is .W or .UW, or values from 0 to $1020(255 \times 4)$ when the specifier is .L. With dsp:16, values from 0 to $131070(65535 \times 2)$ can be specified when the size extension specifier is.$W$ or. UW , or values from 0 to $262140(65535 \times 4)$ when the specifier is.$L$. The value divided by 2 or 4 will be stored in the instruction code.

## Description Example

EMULU \#10, R2
EMULU R1, R2
EMULU [R1], R2
EMULU 8[R1].UW, R2

## Floating-point operation instruction <br> Instruction Code <br> Page: 240

## Syntax

(1) FADD
src, dest
(2) FADD
src, src2, dest

## Operation

(1) dest $=$ dest + src;
(2) dest $=\operatorname{src}+\operatorname{src} 2$;

## Function

(1) This instruction adds the single-precision floating-point numbers stored in dest and src and places the result in dest.
(2) This instruction adds the single-precision floating-point numbers stored in src2 and src and places the result in dest.

- Rounding of the result is in accord with the setting of the RM[1:0] bits in the FPSW.
- Handling of denormalized numbers depends on the setting of the DN bit in the FPSW.
- The operation result is +0 when the sum of (src and dest) and (src and src2) of the opposite signs is exactly 0 except in the case of a rounding mode towards $-\infty$. The operation result is -0 when the rounding mode is towards $-\infty$.


## Flag Change

| Flag | Change | Condition |
| :---: | :---: | :---: |
| C | - |  |
| Z | $\sqrt{ }$ | The flag is set if the result of the operation is +0 or -0 ; otherwise it is cleared. |
| S | $\checkmark$ | The flag is set if the sign bit (bit 31) of the result of the operation is 1 ; otherwise it is cleared. |
| O | - |  |
| CV | $\checkmark$ | The flag is set if an invalid operation exception is generated; otherwise it is cleared. |
| CO | $\checkmark$ | The flag is set if an overflow exception is generated; otherwise it is cleared. |
| CZ | $\checkmark$ | The value of the flag is 0 . |
| CU | $\sqrt{ }$ | The flag is set if an underflow exception is generated; otherwise it is cleared. |
| CX | $\checkmark$ | The flag is set if an inexact exception is generated; otherwise it is cleared. |
| CE | $\checkmark$ | The flag is set if an unimplemented processing is generated; otherwise it is cleared. |
| FV | $\checkmark$ | The flag is set if an invalid operation exception is generated, and otherwise left unchanged. |
| FO | $\checkmark$ | The flag is set if an overflow exception is generated, and otherwise left unchanged. |
| FZ | - |  |
| FU | $\checkmark$ | The flag is set if an underflow exception is generated, and otherwise left unchanged. |
| FX | $\checkmark$ | The flag is set if an inexact exception is generated, and otherwise left unchanged. |

Note: The FX, FU, FO, and FV flags do not change if any of the exception enable bits EX, EU, EO, and EV is 1 . The S and $Z$ flags do not change when an exception is generated.

## Instruction Format

| Syntax | Processing Size | Operand |  |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | src | src2 | dest |  |
| (1) FADD src, dest | L | \#IMM:32 | - | Rd | 7 |
|  | L | Rs | - | Rd | 3 |
|  | L | [Rs].L | - | Rd | 3 |
|  | L | dsp:8[Rs].L* | - | Rd | 4 |
|  | L | dsp:16[Rs].L* | - | Rd | 5 |
| (2) FADD src, src2, dest | L | Rs | Rs2 | Rd | 3 |

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 4) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $1020(255 \times 4)$ can be specified; with dsp:16, values from 0 to $262140(65535 \times 4)$ can be specified. The value divided by 4 will be stored in the instruction code.

## Possible Exceptions

Unimplemented processing
Invalid operation
Overflow
Underflow
Inexact

## Description Example

```
FADD R1, R2
FADD [R1], R2
FADD R1, R2, R3
```


## Supplementary Description

- The following tables show the correspondences between src and dest values and the results of operations when DN $=0$ and $\mathrm{DN}=1$.

When DN = 0

|  |  | src |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Normalized | +0 | -0 | $+\infty$ | $-\infty$ | Denormalized | QNaN | SNaN |
| dest <br> or src2 | Normalized | Sum |  |  | $+\infty$ |  | Unimplemented processing | QNaN | Invalid operation |
|  | +0 |  | +0 | * |  | $-\infty$ |  |  |  |
|  | -0 |  | * | -0 |  |  |  |  |  |
|  | $+\infty$ |  |  |  |  | Invalid operation |  |  |  |
|  | $-\infty$ |  | $-\infty$ |  | Invalid operation | $-\infty$ |  |  |  |
|  | Denormalized |  |  |  |  |  |  |  |  |
|  | QNaN |  |  |  |  |  |  |  |  |
|  | SNaN |  |  |  |  |  |  |  |  |

When DN = 1

|  |  | src |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Normalized | $\begin{gathered} +0, \\ \text { +Denormalized } \end{gathered}$ | $\begin{gathered} -0, \\ \text {-Denormalized } \end{gathered}$ | $+\infty$ | $-\infty$ | QNaN | SNaN |
| dest | Normalized | Sum | Normalized |  | $+\infty$ | $-\infty$ | QNaN | Invalid operation |
|  | $\begin{gathered} +0, \\ \text { +Denormalized } \end{gathered}$ | Normalized | +0 | * |  |  |  |  |
|  | $\begin{gathered} \hline-0, \\ \text {-Denormalized } \end{gathered}$ |  | * | -0 |  |  |  |  |
|  | $+\infty$ |  |  |  |  | Invalid operation |  |  |
|  | $-\infty$ |  | $-\infty$ |  | Invalid operation | $-\infty$ |  |  |
|  | QNaN |  |  |  |  |  |  |  |
|  | SNaN |  |  |  |  |  |  |  |

Note: * The result is -0 when the rounding mode is set to rounding towards $-\infty$ and +0 in other rounding modes.

Floating-point comparison

Floating-point operation instruction
Syntax
Instruction Code
Page: 241
FCMP src, src2

## Operation

```
src2 - src;
```


## Function

- This instruction compares the single-precision floating numbers stored in src2 and src and changes the states of flags according to the result.
- Handling of denormalized numbers depends on the setting of the DN bit in the FPSW.


## Flag Change

| Flag | Change | Condition |
| :---: | :---: | :---: |
| C | - |  |
| Z | $\checkmark$ | The flag is set if src2 == src; otherwise it is cleared. |
| S | $\checkmark$ | The flag is set if src2 < src; otherwise it is cleared. |
| 0 | $\checkmark$ | The flag is set if an ordered classification based on the comparison result is impossible; otherwise it is cleared. |
| CV | $\checkmark$ | The flag is set if an invalid operation exception is generated; otherwise it is cleared. |
| CO | $\checkmark$ | The value of the flag is 0 . |
| CZ | $\sqrt{ }$ | The value of the flag is 0 . |
| CU | $\checkmark$ | The value of the flag is 0 . |
| CX | $\checkmark$ | The value of the flag is 0 . |
| CE | $\sqrt{ }$ | The flag is set if an unimplemented processing exception is generated; otherwise it is cleared. |
| FV | $\checkmark$ | The flag is set if an invalid operation exception is generated; otherwise it does not change. |
| FO | - |  |
| FZ | - |  |
| FU | - |  |
| FX | - |  |

Note: The FV flag does not change if the exception enable bit EV is 1 . The $\mathrm{O}, \mathrm{S}$, and Z flags do not change when an exception is generated.

|  | Flag |  |  |
| :--- | :--- | :--- | :--- |
| Condition | $\mathbf{0}$ | $\mathbf{S}$ | $\mathbf{Z}$ |
| src2 $>\operatorname{src}$ | 0 | 0 | 0 |
| src2 $<$ src | 0 | 1 | 0 |
| src2 $==$ src | 0 | 0 | 1 |
| Ordered classification impossible | 1 | 0 | 0 |

## Instruction Format

| Syntax |  | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | src | src2 |  |
| FCMP | src, src2 | L | \#IMM:32 | Rs | 7 |
|  |  | L | Rs | Rs2 | 3 |
|  |  | L | [Rs].L | Rs2 | 3 |
|  |  | L | dsp:8[Rs].L* | Rs2 | 4 |
|  |  | L | dsp:16[Rs].L* | Rs2 | 5 |

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 4) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $1020(255 \times 4)$ can be specified; with dsp:16, values from 0 to $262140(65535 \times 4)$ can be specified. The value divided by 4 will be stored in the instruction code.

## Possible Exceptions

Unimplemented processing
Invalid operation

## Description Example

## FCMP R1, R2

FCMP [R1], R2

## Supplementary Description

- The following tables show the correspondences between src and src2 values and the results of operations when DN $=0$ and $\mathrm{DN}=1$.
(>: src2 > src, <: src2 < src, =: src2 == src)

When DN = 0


When DN = 1

|  |  | src |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Normalized | $\begin{gathered} +0, \\ \text { +Denormalized } \end{gathered}$ | -0, -Denormalized | $+\infty$ | $-\infty$ | QNaN | SNaN |
| src2 | Normalized | Comparison |  |  | < | > | Ordered classification impossible |  |
|  | $\begin{gathered} +0, \\ \text { +Denormalized } \end{gathered}$ |  | = |  |  |  |  |  |
|  | $\begin{gathered} -0, \\ \text {-Denormalized } \end{gathered}$ |  |  |  |  |  |  |
|  | $+\infty$ | > |  |  |  |  |  | = |  |
|  | $-\infty$ | $<$ |  |  |  | $=$ |  |  |
|  | QNaN |  |  |  |  |  |  |  |
|  | SNaN |  |  |  |  |  | Invalid op (Ordered cla imposs | ation sification le) |

FDIV
Floating-point division
Floating-point DIVide
FDIV
Floating-point operation instruction

Page: 242

## Syntax

## Instruction Code

## Operation

```
dest = dest / src;
```


## Function

- This instruction divides the single-precision floating-point number stored in dest by that stored in src and places the result in dest. Rounding of the result is in accord with the setting of the RM[1:0] bits in the FPSW.
- Handling of denormalized numbers depends on the setting of the DN bit in the FPSW.


## Flag Change

| Flag | Change | Condition |
| :---: | :---: | :---: |
| C | - |  |
| Z | $\checkmark$ | The flag is set if the result of the operation is +0 or -0 ; otherwise it is cleared. |
| S | $\checkmark$ | The flag is set if the sign bit (bit 31) of the result of the operation is 1 ; otherwise it is cleared. |
| 0 | - |  |
| CV | $\checkmark$ | The flag is set if an invalid operation exception is generated; otherwise it is cleared. |
| CO | $\checkmark$ | The flag is set if an overflow exception is generated; otherwise it is cleared. |
| CZ | $\checkmark$ | The flag is set if a division-by-zero exception is generated; otherwise it is cleared. |
| CU | $\checkmark$ | The flag is set if an underflow exception is generated; otherwise it is cleared. |
| CX | $\sqrt{ }$ | The flag is set if an inexact exception is generated; otherwise it is cleared. |
| CE | $\checkmark$ | The flag is set if an unimplemented processing exception is generated; otherwise it is cleared. |
| FV | $\checkmark$ | The flag is set if an invalid operation exception is generated; otherwise it does not change. |
| FO | $\checkmark$ | The flag is set if an overflow exception is generated; otherwise it does not change. |
| FZ | $\checkmark$ | The flag is set if a division-by-zero exception is generated; otherwise it does not change. |
| FU | $\checkmark$ | The flag is set if an underflow exception is generated; otherwise it does not change. |
| FX | $\checkmark$ | The flag is set if an inexact exception is generated; otherwise it does not change. |

Note: The FX, FU, FZ, FO, and FV flags do not change if any of the exception enable bits EX, EU, EZ, EO, and EV is 1. The $S$ and $Z$ flags do not change when an exception is generated.

## Instruction Format

| Syntax | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
|  |  | src | dest |  |
| FDIV src, dest | L | \#IMM:32 | Rd | 7 |
|  | L | Rs | Rd | 3 |
|  | L | [Rs].L | Rd | 3 |
|  | L | dsp:8[Rs].L* | Rd | 4 |
|  | L | dsp:16[Rs].L* | Rd | 5 |

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 4) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $1020(255 \times 4)$ can be specified; with dsp:16, values from 0 to $262140(65535 \times 4)$ can be specified. The value divided by 4 will be stored in the instruction code.

## Possible Exceptions

Unimplemented processing
Invalid operation
Overflow
Underflow
Inexact
Division-by-zero

## Description Example

FDIV R1, R2
FDIV [R1], R2

## Supplementary Description

- The following tables show the correspondences between src and dest values and the results of operations when DN $=0$ and $\mathrm{DN}=1$.

When DN = 0

|  |  | src |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Normalized | +0 | -0 | $+\infty$ | $-\infty$ | Denormalized | QNaN | SNaN |
| dest | Normalized | Division | Division-by-zero |  | 0 |  | Unimplemented processing | QNaN | Invalid operation |
|  | +0 | 0 | Invalid operation |  | +0 | -0 |  |  |  |
|  | -0 |  |  |  | -0 | +0 |  |  |  |
|  | $+\infty$ | $\infty$ | $+\infty$ | $-\infty$ | Invalid operation |  |  |  |  |
|  | $-\infty$ |  | $-\infty$ | $+\infty$ |  |  |  |  |  |
|  | Denormalized |  |  |  |  |  |  |  |  |
|  | QNaN |  |  |  |  |  |  |  |  |
|  | SNaN |  |  |  |  |  |  |  |  |

When DN = 1

|  |  | SrC |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Normalized | $\begin{gathered} \text { +0, } \\ \text { +Denormalized } \end{gathered}$ | $\begin{gathered} -0, \\ \text {-Denormalized } \end{gathered}$ | $+\infty$ | $-\infty$ | QNaN | SNaN |
| dest | Normalized | Division | Division-by-zero |  | 0 |  | QNaN | Invalid operation |
|  | $\begin{gathered} +0, \\ + \text { Denormalized } \end{gathered}$ | 0 | Invalid operation |  | +0 | -0 |  |  |
|  | $\begin{gathered} -0, \\ \text {-Denormalized } \end{gathered}$ |  |  |  | -0 | +0 |  |  |
|  | $+\infty$ | $\infty$ | $+\infty$ | $-\infty$ | Invalid operation |  |  |  |
|  | $-\infty$ |  | $-\infty$ | $+\infty$ |  |  |  |  |
|  | QNaN |  |  |  |  |  |  |  |
|  | SNaN |  |  |  |  |  |  |  |

## Syntax

(1) FMUL
src, dest
(2) FMUL src, src2, dest

## Operation

(1) dest $=$ dest * src;
(2) dest $=\operatorname{src} 2$ * src;

## Function

(1) This instruction multiplies the single-precision floating-point number stored in dest by that stored in src and places the result in dest.
(2) This instruction multiplies the single-precision floating-point number stored in src2 by that stored in src and places the result in dest.

- Rounding of the result is in accord with the setting of the RM[1:0] bits in the FPSW.
- Handling of denormalized numbers depends on the setting of the DN bit in the FPSW.

Note: The value of ACCO after executing the instruction is undefined regardless of generation of floating-point exceptions.

Flag Change

| Flag | Change | Condition |
| :---: | :---: | :---: |
| C | - |  |
| Z | $\checkmark$ | The flag is set if the result of the operation is +0 or -0 ; otherwise it is cleared. |
| S | $\sqrt{ }$ | The flag is set if the sign bit (bit 31) of the result of the operation is 1 ; otherwise it is cleared. |
| O | - |  |
| CV | $\sqrt{ }$ | The flag is set if an invalid operation exception is generated; otherwise it is cleared. |
| CO | $\sqrt{ }$ | The flag is set if an overflow exception is generated; otherwise it is cleared. |
| CZ | $\checkmark$ | The value of the flag is 0 . |
| CU | $\sqrt{ }$ | The flag is set if an underflow exception is generated; otherwise it is cleared. |
| CX | $\checkmark$ | The flag is set if an inexact exception is generated; otherwise it is cleared. |
| CE | $\checkmark$ | The flag is set if an unimplemented processing is generated; otherwise it is cleared. |
| FV | $\checkmark$ | The flag is set if an invalid operation exception is generated, and otherwise left unchanged. |
| FO | $\sqrt{ }$ | The flag is set if an overflow exception is generated, and otherwise left unchanged. |
| FZ | - |  |
| FU | $\sqrt{ }$ | The flag is set if an underflow exception is generated, and otherwise left unchanged. |
| FX | $\checkmark$ | The flag is set if an inexact exception is generated, and otherwise left unchanged. |

Note: The FX, FU, FO, and FV flags do not change if any of the exception enable bits EX, EU, EO, and EV is 1 . The $S$ and $Z$ flags do not change when an exception is generated.

## Instruction Format

| Syntax | Processing Size | Operand |  |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | src | src2 | dest |  |
| (1) FMUL src, dest | L | \#IMM:32 | - | Rd | 7 |
|  | L | Rs | - | Rd | 3 |
|  | L | [Rs].L | - | Rd | 3 |
|  | L | dsp:8[Rs].L* | - | Rd | 4 |
|  | L | dsp:16[Rs].L* | - | Rd | 5 |
| (2) FMUL src, src2, dest | L | Rs | Rs2 | Rd | 3 |

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 4) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $1020(255 \times 4)$ can be specified; with dsp:16, values from 0 to $262140(65535 \times 4)$ can be specified. The value divided by 4 will be stored in the instruction code.

## Possible Exceptions

Unimplemented processing
Invalid operation
Overflow
Underflow
Inexact

## Description Example

FMUL R1, R2
FMUL [R1], R2
FMUL R1, R2, R3

## Supplementary Description

- The following tables show the correspondences between src and dest values and the results of operations when DN $=0$ and $\mathrm{DN}=1$.

When DN = 0


When DN = 1

|  |  | SrC |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Normalized | $\begin{gathered} +0, \\ \text { +Denormalized } \end{gathered}$ | $\begin{gathered} -0, \\ \text {-Denormalized } \end{gathered}$ | $+\infty$ | $-\infty$ | QNaN | SNaN |
| destorsrc2 | Normalized | Multiplication |  |  | $\infty$ |  | QNaN |  |
|  | $\begin{gathered} \hline+0, \\ \text { +Denormalized } \end{gathered}$ |  | +0 | -0 | Invalid operation |  |  |  |
|  | $\begin{gathered} -0, \\ \text {-Denormalized } \end{gathered}$ |  | -0 | +0 |  |  |  |
|  | $+\infty$ | $\infty$ | Invalid operation |  | $+\infty$ | $-\infty$ |  |  |
|  | $-\infty$ |  |  |  | $-\infty$ | $+\infty$ |  |  |
|  | QNaN |  |  |  |  |  |  |  |
|  | SNaN | Invalid operation |  |  |  |  |  |  |

FSQRT

## Syntax

## Floating-point operation instruction <br> Instruction Code <br> Page: 244

FSQRT src, dest

## Operation

```
dest = sqrt(src);
```


## Function

- This instruction calculates the square root of the single-precision floating-point number stored in src and places the result in dest. Rounding of the result is in accord with the setting of the RM[1:0] bits in the FPSW.
- Handling of denormalized numbers depends on the setting of the DN bit in the FPSW.


## Flag Change

| Flag | Change | Condition |
| :---: | :---: | :---: |
| C | - |  |
| Z | $\sqrt{ }$ | The flag is set if the result of the operation is +0 or -0 ; otherwise it is cleared. |
| S | $\sqrt{ }$ | The flag is set if the sign bit (bit 31) of the result of the operation is 1; otherwise it is cleared. |
| 0 | - |  |
| CV | $\sqrt{ }$ | The flag is set if an invalid operation exception is generated; otherwise it is cleared. |
| CO | $\sqrt{ }$ | The value of the flag is 0 . |
| CZ | $\sqrt{ }$ | The value of the flag is 0 . |
| CU | $\sqrt{ }$ | The value of the flag is 0 . |
| CX | $\sqrt{ }$ | The flag is set if an inexact exception is generated; otherwise it is cleared. |
| CE | $\sqrt{ }$ | The flag is set if an unimplemented processing is generated; otherwise it is cleared. |
| FV | $\sqrt{ }$ | The flag is set if an invalid operation exception is generated, and otherwise left unchanged. |
| FO | - |  |
| FZ | - |  |
| FU | - |  |
| FX | $\sqrt{ }$ | The flag is set if an inexact exception is generated, and otherwise left unchanged. |

Note: The FX, FU, FO, and FV flags do not change if any of the exception enable bits EX, EU, EO, and EV is 1 . The $S$ and $Z$ flags do not change when an exception is generated.

## Instruction Format

| Syntax |  | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | src | dest |  |
| FSQRT | src, dest | L | \#IMM:32 | Rd | 7 |
|  |  | L | Rs | Rd | 3 |
|  |  | L | [Rs].L | Rd | 3 |
|  |  | L | dsp:8[Rs].L* | Rd | 4 |
|  |  | L | dsp:16[Rs].L* | Rd | 5 |

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 4) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $1020(255 \times 4)$ can be specified; with dsp:16, values from 0 to $262140(65535 \times 4)$ can be specified. The value divided by 4 will be stored in the instruction code.

## Possible Exceptions

Unimplemented processing
Invalid operation
Inexact

## Description Example

```
FSQRT
    R1, R2
FSQRT [R1], R2
```


## Supplementary Description

- The following tables show the correspondences between src values and the results of operations when $\mathrm{DN}=0$ and DN $=1$.

When DN = 0

|  | Src |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | + Normalized | - Normalized | +0 | -0 | $+\infty$ | $-\infty$ | Denormalized | QNaN | SNaN |  |
| Result | Square root | Invalid <br> operation | +0 | -0 | $+\infty$ | Invalid <br> operation | Unimplemented <br> processing | QNaN | Invalid <br> operation |  |

When DN = 1

|  | Src |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | + Normalized | - Normalized | +0 | -0 | $+\infty$ | $-\infty$ | + Denormalized | - Denormalized | QNaN | SNaN |
|  | Square root | Invalid <br> operation | +0 | -0 | $+\infty$ | Invalid <br> operation | +0 | -0 | QNaN | Invalid <br> operation |

## Rules for Generating QNaN When Invalid Operation is Generated

Source Operands

| SNaN | The SNaN source operand converted into a QNaN |
| :--- | :--- |
| Other than above | 7FFFFFFFh |

Note: Corresponds to Table 1.6, Rules for Generating QNaNs.

Floating-point subtraction Floating-point SUBtract

Floating-point operation instruction

## Syntax

(1) FSUB
src, dest
(2) FSUB
src, src2, dest

## Operation

(1) dest $=$ dest - src;
(2) dest $=$ src2 - src;

## Function

(1) This instruction subtracts the single-precision floating-point number stored in src from that stored in dest and places the result in dest.
(2) This instruction subtracts the single-precision floating-point number stored in src from that stored in src2 and places the result in dest.

- Rounding of the result is in accord with the setting of the RM[1:0] bits in the FPSW.
- Handling of denormalized numbers depends on the setting of the DN bit in the FPSW.
- The operation result is +0 when subtracting src from dest (src from src2) with both the same signs is exactly 0 except in the case of a rounding mode towards $-\infty$. The operation result is -0 when the rounding mode is towards $\infty$.

Flag Change

| Flag | Change | Condition |
| :---: | :---: | :---: |
| C | - |  |
| Z | $\checkmark$ | The flag is set if the result of the operation is +0 or -0 ; otherwise it is cleared. |
| S | $\checkmark$ | The flag is set if the sign bit (bit 31) of the result of the operation is 1 ; otherwise it is cleared. |
| O | - |  |
| CV | $\checkmark$ | The flag is set if an invalid operation exception is generated; otherwise it is cleared. |
| CO | $\checkmark$ | The flag is set if an overflow exception is generated; otherwise it is cleared. |
| CZ | $\checkmark$ | The value of the flag is 0 . |
| CU | $\checkmark$ | The flag is set if an underflow exception is generated; otherwise it is cleared. |
| CX | $\checkmark$ | The flag is set if an inexact exception is generated; otherwise it is cleared. |
| CE | $\checkmark$ | The flag is set if an unimplemented processing is generated; otherwise it is cleared. |
| FV | $\checkmark$ | The flag is set if an invalid operation exception is generated, and otherwise left unchanged. |
| FO | $\checkmark$ | The flag is set if an overflow exception is generated, and otherwise left unchanged. |
| FZ | - |  |
| FU | $\checkmark$ | The flag is set if an underflow exception is generated, and otherwise left unchanged. |
| FX | $\checkmark$ | The flag is set if an inexact exception is generated, and otherwise left unchanged. |

Note: The FX, FU, FO, and FV flags do not change if any of the exception enable bits EX, EU, EO, and EV is 1 . The $S$ and $Z$ flags do not change when an exception is generated.

## Instruction Format

| Syntax | Processing Size | Operand |  |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | src | src2 | dest |  |
| (1) FSUB src, dest | L | \#IMM:32 | - | Rd | 7 |
|  | L | Rs | - | Rd | 3 |
|  | L | [Rs].L | - | Rd | 3 |
|  | L | dsp:8[Rs].L* | - | Rd | 4 |
|  | L | dsp:16[Rs].L* | - | Rd | 5 |
| (2) FSUB src, src2, dest | L | Rs | Rs2 | Rd | 3 |

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 4) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $1020(255 \times 4)$ can be specified; with dsp:16, values from 0 to $262140(65535 \times 4)$ can be specified. The value divided by 4 will be stored in the instruction code.

## Possible Exceptions

Unimplemented processing
Invalid operation
Overflow
Underflow
Inexact

## Description Example

```
FSUB R1, R2
FSUB [R1], R2
FSUB R1, R2, R3
```


## Supplementary Description

- The following tables show the correspondences between src and dest values and the results of operations when DN $=0$ and $\mathrm{DN}=1$.

When DN = 0


When DN = 1

|  |  | src |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Normalized | $\begin{gathered} \text { +0, } \\ \text { +Denormalized } \end{gathered}$ | $\begin{gathered} -0, \\ \text {-Denormalized } \end{gathered}$ | $+\infty$ | $-\infty$ | QNaN | SNaN |
| dest | Normalized | Subtraction |  |  | $-\infty$ | $+\infty$ | QNaN | Invalid operation |
|  | $\begin{gathered} +0, \\ \text { +Denormalized } \end{gathered}$ |  | * | +0 |  |  |  |  |
|  | $\begin{gathered} \hline-0, \\ \text {-Denormalized } \end{gathered}$ |  | -0 | * |  |  |  |  |
|  | $+\infty$ | $+\infty$ |  |  | Invalid operation |  |  |  |
|  | $-\infty$ | $-\infty$ |  |  |  | Invalid operation |  |  |
|  | QNaN |  |  |  |  |  |  |  |
|  | SNaN |  |  |  |  |  |  |  |

Note: * The result is -0 when the rounding mode is set to rounding towards $-\infty$ and +0 in other rounding modes.

Floating point to integer conversion
Float TO Integer
Floating-point operation instruction

## Syntax

Instruction Code
Page: 246
FTOI src, dest

## Operation

```
dest = ( signed long ) src;
```


## Function

- This instruction converts the single-precision floating-point number stored in src into a signed longword (32-bit) integer and places the result in dest.
- The result is always rounded towards 0 , regardless of the setting of the RM[1:0] bits in the FPSW.


## Flag Change

| Flag | Change | Condition |
| :---: | :---: | :---: |
| C | - |  |
| Z | $\checkmark$ | The flag is set if the result of the operation is 0 ; otherwise it is cleared. |
| S | $\checkmark$ | The flag is set if the sign bit (bit 31) of the result of the operation is 1; otherwise it is cleared. |
| 0 | - |  |
| CV | $\sqrt{ }$ | The flag is set if an invalid operation exception is generated; otherwise it is cleared. |
| CO | $\sqrt{ }$ | The value of the flag is 0 . |
| CZ | $\sqrt{ }$ | The value of the flag is 0 . |
| CU | $\checkmark$ | The value of the flag is 0 . |
| CX | $\checkmark$ | The flag is set if an inexact exception is generated; otherwise it is cleared. |
| CE | $\sqrt{ }$ | The flag is set if an unimplemented processing exception is generated; otherwise it is cleared. |
| FV | $\checkmark$ | The flag is set if an invalid operation exception is generated; otherwise it does not change. |
| FO | - |  |
| FZ | - |  |
| FU | - |  |
| FX | $\checkmark$ | The flag is set if an inexact exception is generated; otherwise it does not change. |

Note: The FX and FV flags do not change if any of the exception enable bits EX and EV is 1 . The $S$ and $Z$ flags do not change when an exception is generated.

## Instruction Format

| Syntax | Processing Size | Operand |  | Code Size <br> (Byte) |
| :---: | :---: | :---: | :---: | :---: |
|  |  | src | dest |  |
| FTOI src, dest | L | Rs | Rd | 3 |
|  | L | [Rs].L | Rd | 3 |
|  | L | dsp:8[Rs].L* | Rd | 4 |
|  | L | dsp:16[Rs].L* | Rd | 5 |

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 4) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $1020(255 \times 4)$ can be specified; with dsp:16, values from 0 to $262140(65535 \times 4)$ can be specified. The value divided by 4 will be stored in the instruction code.

## Possible Exceptions

Unimplemented processing
Invalid operation
Inexact

## Description Example

```
FTOI R1, R2
FTOI [R1], R2
```


## Supplementary Description

- The following tables show the correspondences between src and dest values and the results of operations when DN $=0$ and $\mathrm{DN}=1$.

| When DN = 0 |  |  |  |
| :---: | :---: | :---: | :---: |
| Src $\geq 0$ | $+\infty$ | dest <br> When an invalid operation exception is generated with the EV bit = 1: No change Other cases: 7FFFFFFFh | Exception <br> Invalid operation <br> exception |
|  | $127 \geq$ Exponent $\geq 31$ |  |  |
|  | $30 \geq$ Exponent $\geq-126$ | 00000000h to 7FFFFF80h | None*1 |
|  | +Denormalized number | No change | Unimplemented processing exception |
|  | +0 | 00000000h | None |
| Src < 0 | -0 |  |  |
|  | -Denormalized number | No change | Unimplemented processing exception |
|  | $30 \geq$ Exponent $\geq-126$ | 00000000h to 80000080h | None*1 |
|  | $127 \geq$ Exponent $\geq 31$ | When an invalid operation exception is generated with the EV bit = 1: No change | Invalid operation exception ${ }^{* 2}$ |
|  | $-\infty$ | Other cases: 80000000h |  |
| $\overline{\mathrm{NaN}}$ | QNaN | When an invalid operation exception is generated with the EV bit = 1: No change Other cases: | Invalid operation exception |
|  | SNaN | Sign bit = 0: 7FFFFFFFFh |  |
|  |  | Sign bit = 1: 80000000 h |  |

Notes: 1. An inexact exception occurs when the result is rounded.
2. No invalid operation exception occurs when src $=$ CFOOOOOOh.

| When DN = 1 |  |  |  |
| :---: | :---: | :---: | :---: |
| src $\geq 0$ | $+\infty$ | When an invalid operation exception is generated with the EV bit = 1: No change Other cases: 7FFFFFFFh | Invalid operation exception |
|  | $127 \geq$ Exponent $\geq 31$ |  |  |
|  | $30 \geq$ Exponent $\geq-126$ | 00000000h to 7FFFFFF80h | None ${ }^{\text {¹ }}$ |
|  | +0, +Denormalized number | 00000000h | None |
| Src < 0 | -0, -Denormalized number |  |  |
|  | $30 \geq$ Exponent $\geq-126$ | 00000000h to 80000080h | None*1 |
|  | $127 \geq$ Exponent $\geq 31$ | When an invalid operation exception is generated with the EV bit = 1: No change Other cases: 80000000h | Invalid operation exception ${ }^{* 2}$ |
|  | - |  |  |
| NaN | QNaN | When an invalid operation exception is generated with the EV bit = 1: No change Other cases: | Invalid operation exception |
|  | SNaN | Sign bit = 0: 7FFFFFFFh <br> Sign bit $=1: 80000000 \mathrm{~h}$ |  |

Notes: 1. An inexact exception occurs when the result is rounded.
2. No invalid operation exception occurs when $\mathrm{src}=\mathrm{CF} 000000 \mathrm{~h}$.

Floating point to integer conversion
Float TO Unsigned integer

Floating-point operation instruction

## Syntax

FTOU src, dest

## Operation

```
dest = ( unsigned long ) src;
```


## Function

- This instruction converts the single-precision floating-point number stored in src into an unsigned longword (32-bit) integer and places the result in dest.
- The result is always rounded towards 0 , regardless of the setting of the RM[1:0] bits in the FPSW.


## Flag Change

| Flag | Change | Condition |
| :---: | :---: | :---: |
| C | - |  |
| Z | $\checkmark$ | The flag is set if the result of the operation is 0 ; otherwise it is cleared. |
| S | $\checkmark$ | The flag is set if bit 31 of the result of the operation is 1; otherwise it is cleared. |
| 0 | - |  |
| CV | $\checkmark$ | The flag is set if an invalid operation exception is generated; otherwise it is cleared. |
| CO | $\checkmark$ | The value of the flag is 0 . |
| CZ | $\checkmark$ | The value of the flag is 0 . |
| CU | $\checkmark$ | The value of the flag is 0 . |
| CX | $\checkmark$ | The flag is set if an inexact exception is generated; otherwise it is cleared. |
| CE | $\checkmark$ | The flag is set if an unimplemented processing is generated; otherwise it is cleared. |
| FV | $\checkmark$ | The flag is set if an invalid operation exception is generated, and otherwise left unchanged. |
| FO | - |  |
| FZ | - |  |
| FU | - |  |
| FX | $\checkmark$ | The flag is set if an inexact exception is generated, and otherwise left unchanged. |

Note: The FX and FV flags do not change if any of the exception enable bits EX and EV is 1 . The $S$ and $Z$ flags do not change when an exception is generated.

## Instruction Format

| Syntax | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
|  |  | src | dest |  |
| FTOU src, dest | L | Rs | Rd | 3 |
|  | L | [Rs].L | Rd | 3 |
|  | L | dsp:8[Rs].L* | Rd | 4 |
|  | L | dsp:16[Rs].L* | Rd | 5 |

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 4) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $1020(255 \times 4)$ can be specified; with dsp:16, values from 0 to $262140(65535 \times 4)$ can be specified. The value divided by 4 will be stored in the instruction code.

## Possible Exceptions

Unimplemented processing
Invalid operation
Inexact

## Description Example

```
FTOU R1, R2
FTOU [R1], R2
```


## Supplementary Description

- The following tables show the correspondences between src and dest values and the results of operations when DN $=0$ and $\mathrm{DN}=1$.

| When src Val | xponent is shown without bias) | dest | Exception |
| :---: | :---: | :---: | :---: |
| src $\geq 0$ | $+\infty$ | When an invalid operation exception is | Invalid operation |
|  | $127 \geq$ Exponent $\geq 32$ | generated with the EV bit = 1: No change Other cases: 7FFFFFFFFh |  |
|  | $31 \geq$ Exponent $\geq-126$ | 00000000h to 7FFFFF80h | None ${ }^{\text {1 }}$ |
|  | +Denormalized number | No change | Unimplemented processing |
|  | +0 | 00000000h | None |
| src < 0 | -0 |  |  |
|  | -Denormalized number | No change | Unimplemented processing |
|  | -Normalized number, - - | When an invalid operation exception is generated with the EV bit = 1: No change Other cases: 00000000h | Invalid operation |
| NaN | QNaN | When an invalid operation exception is | Invalid operation |
|  | SNaN | generated with the EV bit = 1: No change <br> Other cases: <br> Most significant bit $=0$ : FFFFFFFFFh <br> Most significant bit $=1: 00000000 \mathrm{~h}$ |  |

Note: 1.An inexact exception occurs when the result is rounded.

When DN = 1

| src Va | is shown wi | dest | Exception |
| :---: | :---: | :---: | :---: |
| src $\geq 0$ | $+\infty$ | When an invalid operation exception is generated with the EV bit = 1: No change Other cases: FFFFFFFFFh | Invalid operation |
|  | $127 \geq$ Exponent $\geq 32$ |  |  |
|  | $31 \geq$ Exponent $\geq-126$ | 00000000h to FFFFFFO0h | None ${ }^{* 1}$ |
|  | +0, +Denormalized number | 00000000h | None |
| src < 0 | -Normalized number, $-\infty$ |  |  |
|  |  | When an invalid operation exception is generated with the EV bit = 1: No change Other cases: 00000000h | Invalid operation |
| $\overline{\mathrm{NaN}}$ | QNaN | When an invalid operation exception is generated with the EV bit = 1: No change Other cases: <br> Sign bit = 0: FFFFFFFFFh <br> Sign bit $=1: 00000000 \mathrm{~h}$ | Invalid operation |
|  | SNaN |  |  |

Notes: 1. An inexact exception occurs when the result is rounded.

INT
Syntax

## Software interrupt

 INTerruptSystem manipulation instruction<br>Instruction Code<br>Page: 247

INT src

## Operation

```
tmp0 = PSW;
U = 0;
I = 0;
PM = 0;
tmp1 = PC + 3;
PC = *(IntBase + src * 4);
SP = SP - 4;
*SP = tmp0;
SP = SP - 4;
*SP = tmp1;
```


## Function

- This instruction generates the unconditional trap which corresponds to the number specified as src.
- The INT instruction number (src) is in the range $0 \leq \operatorname{src} \leq 255$.
- This instruction causes a transition to supervisor mode, and clears the PM bit in the PSW to 0.
- $\quad$ This instruction clears the U and I bits in the PSW to 0 .


## Flag Change

- This instruction does not affect the states of flags.
- The state of the PSW before execution of this instruction is preserved on the stack.


## Instruction Format

| Syntax | Operand <br> src | Code Size <br> (Byte) |
| :--- | :--- | :--- |
| INT $\quad$ SrC | \#IMM:8 | 3 |

## Description Example

INT \#0

ITOF
Integer to floating-point conversion
Integer TO Floating-point
ITOF
Floating-point operation instruction

## Syntax

Instruction Code
Page: 247

## Operation

```
dest = ( float ) src;
```


## Function

- This instruction converts the signed longword (32-bit) integer stored in src into a single-precision floating-point number and places the result in dest. Rounding of the result is in accord with the setting of the RM[1:0] bits in the FPSW. 00000000 h is handled as +0 regardless of the rounding mode.


## Flag Change

| Flag | Change | Condition |
| :---: | :---: | :---: |
| C | - |  |
| Z | $\sqrt{ }$ | The flag is set if the result of the operation is +0 ; otherwise it is cleared. |
| S | $\sqrt{ }$ | The flag is set if the sign bit (bit 31) of the result of the operation is 1 ; otherwise it is cleared. |
| 0 | - |  |
| CV | $\checkmark$ | The value of the flag is 0 . |
| CO | $\checkmark$ | The value of the flag is 0 . |
| CZ | $\checkmark$ | The value of the flag is 0 . |
| CU | $\checkmark$ | The value of the flag is 0 . |
| CX | $\sqrt{ }$ | The flag is set if an inexact exception is generated; otherwise it is cleared. |
| CE | $\sqrt{ }$ | The value of the flag is 0 . |
| FV | - |  |
| FO | - |  |
| FZ | - |  |
| FU | - |  |
| FX | $\checkmark$ | The flag is set if an inexact exception is generated; otherwise it does not change. |

Note: The FX flag does not change if the exception enable bit EX is 1 . The $S$ and $Z$ flags do not change when an exception is generated.

## Instruction Format

|  | $\begin{array}{l}\text { Processing } \\ \text { Syntax }\end{array}$ |  | Operand |  |
| :--- | :--- | :--- | :--- | :--- |\(\left.\quad \begin{array}{l}Code Size <br>

(Byte)\end{array}\right]\)

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $510(255 \times 2$ ) can be specified when the size extension specifier is .W or .UW, or values from 0 to $1020(255 \times 4)$ when the specifier is .L. With dsp:16, values from 0 to $131070(65535 \times 2)$ can be specified when the size extension specifier is.$W$ or. UW , or values from 0 to $262140(65535 \times 4)$ when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

## Possible Exceptions

Inexact

## Description Example

| ITOF | $R 1, R 2$ |  |
| :--- | :--- | :--- |
| ITOF | $[R 1], R 2$ |  |
| ITOF | 16[R1].L, R2 |  |

## JMP

Unconditional jump
JuMP

## Syntax

Instruction Code Page: 248
JMP src

## Operation

```
PC = src;
```


## Function

- This instruction branches to the instruction specified by src.


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax | Operand <br>  <br> src | Code Size <br> (Byte) |
| :--- | :--- | :--- |
| JMP SrC | Rs | 2 |

## Description Example

JMP R1
JSR

## Jump to a subroutine Jump SubRoutine

Branch instruction
Instruction Code Page: 248

## Syntax

JSR src

## Operation

```
SP = SP - 4;
*SP = ( PC + 2 );*
PC = src;
```

Note: * $(\mathrm{PC}+2)$ is the address of the instruction following the JSR instruction.

## Function

- This instruction causes the flow of execution to branch to the subroutine specified by src.


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax | Operand <br>  <br> src | Code Size <br> (Byte) |
| :--- | :--- | :--- |
| JSR SrC | Rs | 2 |

## Description Example

JSR R1

## MACHI <br> Multiply-Accumulate the high-order word Multiply-ACcumulate HIgh-order word

DSP instruction
Instruction Code
Page: 249

MACHI src, src2, Adest

## Operation

```
signed short tmp1, tmp2;
signed 72bit tmp3;
tmp1 = (signed short) (src >> 16);
tmp2 = (signed short) (src2 >> 16);
tmp3 = (signed long) tmp1 * (signed long) tmp2;
Adest = Adest + (tmp3 << 16);
```


## Function

- This instruction multiplies the higher-order 16 bits of src by the higher-order 16 bits of src2, and adds the result to the value in the accumulator (ACC). The addition is performed with the least significant bit of the result of multiplication corresponding to bit 16 of ACC. The result of addition is stored in ACC. The higher-order 16 bits of src and the higher-order 16 bits of src2 are treated as signed integers.



## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  | Operand |  |  |  | Code Size <br> Syntax <br>  <br>  <br>  <br> (Byte) |
| :--- | :--- | :--- | :--- | :--- | :--- |
| MACHI | src, src2, Adest | Rs | src2 | Adest | 3 |

Description Example
MACHI R1, R2, A1

## MACLH

Multiply-Accumulate the lower-order word and higher-order word
Multiply-ACcumulate Low-order word and High-order word

MACLH src, src2, Adest

## Operation

```
signed short tmp1, tmp2;
signed 72bit tmp3;
tmp1 = (signed short) src;
tmp2 = (signed short) (src2 >> 16);
tmp3 = (signed long) tmp1 * (signed long) tmp2;
Adest = Adest + (tmp3 << 16);
```


## Function

- This instruction multiplies the lower-order 16 bits of src by the higher-order 16 bits of src2, and adds the result to the value in the accumulator (ACC). The addition is performed with the least significant bit of the result of multiplication corresponding to bit 16 of ACC. The result of addition is stored in ACC. The lower-order 16 bits of src and the higher-order 16 bits of src2 are treated as signed integers.



## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  | Operand |  |  | Code Size <br> (Byte) |
| :---: | :---: | :---: | :---: | :---: |
| Syntax | SrC | src2 | Adest |  |
| MACLH src, src2, Adest | Rs | Rs2 | A0, A1 | 3 |

Description Example
MACLH R1, R2, A1

MACLO
Multiply-Accumulate the low-order word Multiply-ACcumulate LOw-order word

DSP instruction
Instruction Code
Page: 250

MACLO src, src2, Adest

## Operation

```
signed short tmp1, tmp2;
signed 72bit tmp3;
tmp1 = (signed short) src;
tmp2 = (signed short) src2;
tmp3 = (signed long) tmp1 * (signed long) tmp2;
Adest = Adest + (tmp3 << 16);
```


## Function

- This instruction multiplies the lower-order 16 bits of src by the lower-order 16 bits of src2, and adds the result to the value in the accumulator (ACC). The addition is performed with the least significant bit of the result of multiplication corresponding to bit 16 of ACC. The result of addition is stored in ACC. The lower-order 16 bits of src and the lower-order 16 bits of src2 are treated as signed integers.



## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  | Operand |  |  |  | Code Size <br> Syntax <br>  <br>  <br>  <br> (Byte) |
| :--- | :--- | :--- | :--- | :--- | :--- |
| MACLO | src, src2, Adest | Rs | src2 | Adest | 3 |

Description Example
MACLO R1, R2, A1

## MAX

## Selecting the highest value

 MAXimum value selectArithmetic/logic instruction

Instruction Code
Page: 250

## Syntax

```
MAX
    src, dest
```


## Operation

```
if ( src > dest )
    dest = src;
```


## Function

- This instruction compares src and dest as signed values and places whichever is greater in dest.


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format



Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $510(255 \times 2)$ can be specified when the size extension specifier is .W or .UW, or values from 0 to $1020(255 \times 4)$ when the specifier is .L. With dsp:16, values from 0 to $131070(65535 \times 2)$ can be specified when the size extension specifier is.$W$ or. UW , or values from 0 to $262140(65535 \times 4)$ when the specifier is. L . The value divided by 2 or 4 will be stored in the instruction code.

## Description Example

```
MAX #10, R2
MAX R1, R2
MAX [R1], R2
MAX 3[R1].B, R2
```

Arithmetic/logic instruction<br>Instruction Code<br>Page: 252

Syntax
MIN src, dest

## Operation

```
if ( src < dest )
    dest = src;
```


## Function

- This instruction compares src and dest as signed values and places whichever is smaller in dest.


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
|  |  | src | dest |  |
| MIN src, dest | L | \#SIMM:8 | Rd | 4 |
|  | L | \#SIMM:16 | Rd | 5 |
|  | L | \#SIMM:24 | Rd | 6 |
|  | L | \#IMM:32 | Rd | 7 |
|  | L | Rs | Rd | 3 |
|  | L | [Rs].memex | Rd | $\begin{aligned} & 3 \text { (memex == UB) } \\ & 4 \text { (memex != UB) } \end{aligned}$ |
|  | L | dsp:8[Rs].memex* | Rd | $\begin{aligned} & 4 \text { (memex == UB) } \\ & 5 \text { (memex != UB) } \end{aligned}$ |
|  | L | dsp:16[Rs].memex* | Rd | $\begin{aligned} & 5(\text { memex }==\text { UB }) \\ & 6(\text { memex != UB) } \end{aligned}$ |

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $510(255 \times 2$ ) can be specified when the size extension specifier is .W or .UW, or values from 0 to $1020(255 \times 4)$ when the specifier is.$L$. With dsp:16, values from 0 to $131070(65535 \times 2)$ can be specified when the size extension specifier is.$W$ or. UW , or values from 0 to $262140(65535 \times 4)$ when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

## Description Example

| MIN | \#10, R2 |
| :--- | :--- |
| MIN | R1, R2 |
| MIN | $[R 1], ~ R 2$ |
| MIN | $3[R 1] . B, \quad R 2$ |

## Transferring data <br> MOVe

## Syntax

MOV.size src, dest

## Operation

```
dest = src;
```


## Function

- This instruction transfers src to dest as listed in the following table.

| src | dest | Function |
| :--- | :--- | :--- |
| Immediate value | Register | Transfers the immediate value to the register. When the immediate value is <br> specified in less than 32 bits, it is transferred to the register after being zero- <br> extended if specified as \#UIMM and sign-extended if specified as \#SIMM. |
| Immediate value | Memory location |  |
| Register | Transfers the immediate value to the memory location in the specified size. <br> When the immediate value is specified with a width in bits smaller than the <br> specified size, it is transferred to the memory location after being zero-extended <br> if specified as \#UIMM and sign-extended if specified as \#SIMM. |  |
| Register | Transfers the data in the source register (src) to the destination register (dest). <br> When the size specifier is .B, the data is transferred to the register (dest) after <br> the byte of data in the LSB of the register (src) has been sign-extended to form <br> a longword of data. When the size specifier is .W, the data is transferred to the <br> register (dest) after the word of data from the LSB end of the register (src) has <br> bee sign-extended to form a longword of data. |  |
| Memory location | Register | Transfers the data in the register to the memory location. When the size <br> specifier is .B, the byte of data in the LSB of the register is transferred. When <br> the size specifier is .W, the word of data from the LSB end of the register is <br> transferred. |
| Memory location | Transfers the data at the memory location to the register. When the size <br> specifier is .B or .W, the data at the memory location are sign-extended to form <br> a longword, which is transferred to the register. |  |
|  | Memory location | Transfers the data with the specified size at the source memory location (src) to <br> the specified size at the destination memory location (dest). |

## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax | Size | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | src | dest |  |
| MOV.size src, dest | Store (short format) |  |  |  |  |
|  | B/W/L | size | $\begin{aligned} & \text { Rs } \\ & (\mathrm{Rs}=\mathrm{R} 0 \text { to } \mathrm{R} 7) \end{aligned}$ | $\begin{aligned} & \text { dsp:5[Rd] }{ }^{* 1} \\ & (\mathrm{Rd}=\mathrm{RO} \text { to } \mathrm{R} 7) \end{aligned}$ | 2 |
|  | Load (short format) |  |  |  |  |
|  | B/W/L | L | $\begin{aligned} & \mathrm{dsp}: 5[\mathrm{Rs}]^{* 1} \\ & (\mathrm{Rs}=\mathrm{R} 0 \text { to } \mathrm{R} 7) \end{aligned}$ | $\begin{aligned} & \mathrm{Rd} \\ & (\mathrm{Rd}=\mathrm{R} 0 \text { to } \mathrm{R} 7) \end{aligned}$ | 2 |
|  | Set immediate value to register (short format) |  |  |  |  |
|  | L | L | \#UIMM:4 | Rd | 2 |


| Syntax | Size | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | src | dest |  |
| MOV.size src, dest | Set immediate value to memory location (short format) |  |  |  |  |
|  | B | B | \#IMM:8 | $\begin{aligned} & \mathrm{dsp}: 5[\mathrm{Rd}]^{* 1} \\ & \text { (Rd = R0 to R7) } \end{aligned}$ | 3 |
|  | W/L | size | \#UIMM:8 | $\begin{aligned} & \mathrm{dsp}: 5[\mathrm{Rd}]^{* 1} \\ & (\mathrm{Rd}=\mathrm{R} 0 \text { to } \mathrm{R} 7) \end{aligned}$ | 3 |
|  | Set immediate value to register |  |  |  |  |
|  | L | L | \#UIMM:8*2 | Rd | 3 |
|  | L | L | \#SIMM: $8^{* 2}$ | Rd | 3 |
|  | L | L | \#SIMM:16 | Rd | 4 |
|  | L | L | \#SIMM:24 | Rd | 5 |
|  | L | L | \#IMM:32 | Rd | 6 |
|  | Data transfer between registers (sign extension) |  |  |  |  |
|  | B/W | L | Rs | Rd | 2 |
|  | Data transfer between registers (no sign extension) |  |  |  |  |
|  | L | L | Rs | Rd | 2 |
|  | Set immediate value to memory location |  |  |  |  |
|  | B | B | \#IMM:8 | [Rd] | 3 |
|  | B | B | \#IMM:8 | dsp:8[Rd]*1 | 4 |
|  | B | B | \#IMM:8 | dsp:16[Rd] ${ }^{* 1}$ | 5 |
|  | W | W | \#SIMM:8 | [Rd] | 3 |
|  | W | W | \#SIMM:8 | $\mathrm{dsp}: 8[\mathrm{Rd}]^{* 1}$ | 4 |
|  | W | W | \#SIMM:8 | dsp:16[Rd] ${ }^{* 1}$ | 5 |
|  | W | W | \#IMM:16 | [Rd] | 4 |
|  | W | W | \#IMM:16 | dsp:8[Rd]* ${ }^{\text {1 }}$ | 5 |
|  | W | W | \#IMM:16 | dsp:16[Rd] ${ }^{* 1}$ | 6 |
|  | L | L | \#SIMM:8 | [Rd] | 3 |
|  | L | L | \#SIMM:8 | dsp:8[Rd] ${ }^{* 1}$ | 4 |
|  | L | L | \#SIMM:8 | $\mathrm{dsp}: 16[\mathrm{Rd}]^{* 1}$ | 5 |
|  | L | L | \#SIMM:16 | [Rd] | 4 |
|  | L | L | \#SIMM:16 | $\mathrm{dsp}: 8[\mathrm{Rd}]^{* 1}$ | 5 |
|  | L | L | \#SIMM:16 | $\mathrm{dsp}: 16[\mathrm{Rd}]^{* 1}$ | 6 |
|  | L | L | \#SIMM:24 | [Rd] | 5 |
|  | L | L | \#SIMM:24 | $\mathrm{dsp}: 8[\mathrm{Rd}]^{* 1}$ | 6 |
|  | L | L | \#SIMM:24 | $\mathrm{dsp}: 16[\mathrm{Rd}]^{* 1}$ | 7 |
|  | L | L | \#IMM:32 | [Rd] | 6 |
|  | L | L | \#IMM:32 | $\mathrm{dsp}: 8[\mathrm{Rd}]^{* 1}$ | 7 |
|  | L | L | \#IMM:32 | $\mathrm{dsp}: 16[\mathrm{Rd}]^{* 1}$ | 8 |
|  | Load |  |  |  |  |
|  | B/W/L | L | [Rs] | Rd | 2 |
|  | B/W/L | L | $\mathrm{dsp}: 8[\mathrm{Rs}]^{* 1}$ | Rd | 3 |
|  | B/W/L | L | dsp:16[Rs] ${ }^{* 1}$ | Rd | 4 |
|  | B/W/L | L | [Ri, Rb] | Rd | 3 |
|  | Store |  |  |  |  |
|  | B/W/L | size | Rs | [Rd] | 2 |
|  | B/W/L | size | Rs | dsp:8[Rd]*1 | 3 |
|  | B/W/L | size | Rs | $\mathrm{dsp}: 16[\mathrm{Rd}]^{* 1}$ | 4 |
|  | B/W/L | size | Rs | [Ri, Rb] | 3 |


| Syntax | Size | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | src | dest |  |
| MOV.size src, dest | Data transfer between memory locations |  |  |  |  |
|  | B/W/L | size | [Rs] | [Rd] | 2 |
|  | B/W/L | size | [Rs] | dsp:8[Rd] ${ }^{* 1}$ | 3 |
|  | B/W/L | size | [Rs] | $\mathrm{dsp}: 16[\mathrm{Rd}]^{* 1}$ | 4 |
|  | B/W/L | size | dsp:8[Rs] ${ }^{* 1}$ | [Rd] | 3 |
|  | B/W/L | size | $\mathrm{dsp}: 8[\mathrm{Rs}]^{* 1}$ | dsp:8[Rd] ${ }^{* 1}$ | 4 |
|  | B/W/L | size | $\mathrm{dsp}: 8[\mathrm{Rs}]^{* 1}$ | $\mathrm{dsp}: 16[\mathrm{Rd}]^{* 1}$ | 5 |
|  | B/W/L | size | dsp:16[Rs] ${ }^{\text {1 }}$ | [Rd] | 4 |
|  | B/W/L | size | dsp:16[Rs] ${ }^{* 1}$ | dsp:8[Rd] ${ }^{* 1}$ | 5 |
|  | B/W/L | size | dsp:16[Rs] ${ }^{* 1}$ | $\mathrm{dsp}: 16[\mathrm{Rd}]^{* 1}$ | 6 |
|  | Store with post-increment ${ }^{* 3}$ |  |  |  |  |
|  | B/W/L | size | Rs | [Rd+] | 3 |
|  | Store with pre-decrement ${ }^{* 3}$ |  |  |  |  |
|  | B/W/L | size | Rs | [-Rd] | 3 |
|  | Load with post-increment ${ }^{* 4}$ |  |  |  |  |
|  | B/W/L | L | [Rs+] | Rd | 3 |
|  | Load with pre-decrement*4 |  |  |  |  |
|  | B/W/L | L | [-Rs] | Rd | 3 |

Notes: 1. For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W, or by 4 when the specifier is. L ) as the displacement value (dsp:5, dsp:8, dsp:16). With dsp:5, values from 0 to $62(31 \times 2)$ can be specified when the size specifier is.$W$, or values from 0 to $124(31 \times 4)$ when the specifier is.$L$. With dsp:8, values from 0 to 510 $(255 \times 2)$ can be specified when the size specifier is.$W$, or values from 0 to $1020(255 \times 4)$ when the specifier is .L. With dsp:16, values from 0 to $131070(65535 \times 2)$ can be specified when the size specifier is.$W$, or values from 0 to $262140(65535 \times 4)$ when the specifier is. L . The value divided by 2 or 4 will be stored in the instruction code.
2. For values from 0 to 127 , an instruction code for zero extension is always selected.
3. In cases of store with post-increment and store with pre-decrement, if the same register is specified for Rs and Rd , the value before updating the address is transferred as the source.
4. In cases of load with post-increment and load with pre-decrement, if the same register is specified for Rs and Rd , the data transferred from the memory location are saved in Rd.

## Description Example

MOV.L \#0, R2
MOV.L \#128:8, R2
MOV.L \#-128:8, R2
MOV.L R1, R2
MOV.L \#0, [R2]
MOV.W [R1], R2
MOV.W R1, [R2]
MOV.W [R1, R2], R3
MOV.W R1, [R2, R3]
MOV.W [R1], [R2]
MOV.B R1, [R2+]
MOV.B [R1+], R2
MOV.B R1, [-R2]
MOV.B [-R1], R2

MOVCO
Storing with LI flag clear MOVe-COnditional

MOVCO

## Data transfer instruction

Instruction Code Page: 258

## Syntax

MOVCO src, dest

## Operation

```
if (LI == 1) {dest=src;src=0;}
else { src=1; }
LI = 0;
```


## Function

When the LI flag is 1 , data in src (register) is stored in dest (memory) and the LI flag and src are cleared to 0 . When the LI flag is 0 , data is not stored in src. Instead, 1 is set to src.

The LI flag is in the inside of CPU. The bit can be accessed only by MOVCO, MOVLI, RTE or RTFI instruction. Customer can not access the LI flag directly.

Before executing the MOVCO instruction, execute the MOVLI instruction for the same address.

## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax |  | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | src | dest |  |
| MOVCO | src, dest | L | Rs | [Rd] | 3 |

## Description Example

```
MOVCO R1, [R2]
```

MOVLI
Loading with LI flag set MOVe LInked

Data transfer instruction
Instruction Code
Page: 258

## Syntax

```
MOVLI src, dest
```


## Operation

```
LI = 1;
dest = src;
```


## Function

This instruction transfers the longword data in src (memory) to dest (register).
This instruction sets the LI flag along with the normal load operation.

The LI flag is cleared when the conditions below are satisfied.
When an MOVCO instruction is executed
When an RTE or RTFI instruction is executed.

The LI flag is in the inside of CPU. The bit can be accessed only by MOVCO, MOVLI, RTE or RTFI instruction. Customer can not access the LI flag directly.

## Flag Change

- This instruction does not affect the states of flags.

Instruction Format

| Syntax |  | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | src | dest |  |
| MOVLI | src, dest | L | [Rs] | Rd | 3 |

Description Example

```
MOVLI [R1], R2
```


## MOVU

## Syntax

MOVU.size src, dest

## Operation

```
dest = src;
```


## Function

- This instruction transfers src to dest as listed in the following table.

| src | dest | Function |
| :--- | :--- | :--- |
| Register | Register | Transfers the byte or word of data from the LSB in the source register (src) to <br> the destination register (dest), after zero-extension to form a longword data. |
| Memory location | Register | Transfers the byte or word of data at the memory location to the register, after <br> zero-extension to form a longword data. |

## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax | Size | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | src | dest |  |
| MOVU.size src, dest | Load (short format) |  |  |  |  |
|  | B/W | L | $\begin{aligned} & \mathrm{dsp}: 5[\mathrm{Rs}]^{* 1} \\ & (\mathrm{Rs}=\mathrm{R} 0 \text { to } \mathrm{R} 7) \end{aligned}$ | $\begin{aligned} & \mathrm{Rd} \\ & (\mathrm{Rd}=\mathrm{R0} \text { to } \mathrm{R} 7) \end{aligned}$ | 2 |
|  | Data transfer between registers (zero extension) |  |  |  |  |
|  | B/W | L | Rs | Rd | 2 |
|  | Load |  |  |  |  |
|  | B/W | L | [Rs] | Rd | 2 |
|  | B/W | L | dsp:8[Rs] ${ }^{* 1}$ | Rd | 3 |
|  | B/W | L | dsp:16[Rs] ${ }^{\text {1 }}$ | Rd | 4 |
|  | B/W | L | [Ri, Rb] | Rd | 3 |
|  | Load with post-increment ${ }^{* 2}$ |  |  |  |  |
|  | B/W | L | [Rs+] | Rd | 3 |
|  | Load with pre-decrement*2 |  |  |  |  |
|  | B/W | L | [-Rs] | Rd | 3 |

[^1]
## Description Example

MOVU.W 2[R1], R2
MOVU.W R1, R2
MOVU.B [R1+], R2
MOVU.B [-R1], R2

MSBHI

## Multiply-Subtract the higher-order word <br> Multiply-SuBtract HIgh-order word

## Syntax

MSBHI src, src2, Adest

## Operation

```
signed short tmp1, tmp2;
signed 72bit tmp3;
tmp1 = (signed short) (src >> 16);
tmp2 = (signed short) (src2 >> 16);
tmp3 = (signed long) tmp1 * (signed long) tmp2;
Adest = Adest - (tmp3 << 16);
```


## Function

- This instruction multiplies the higher-order 16 bits of src by the higher-order 16 bits of src2, and subtracts the result from the value in the accumulator (ACC). The subtraction is performed with the least significant bit of the result of multiplication corresponding to bit 16 of ACC. The result of subtraction is stored in ACC. The higher-order 16 bits of src and the higher-order 16 bits of src2 are treated as signed integers.



## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  | Operand |  |  |  | Code Size <br> Syntax <br>  <br>  <br>  <br> (Byte) |
| :--- | :--- | :--- | :--- | :--- | :--- |
| MSBHI | src, src2, Adest | Rs | src2 | Adest | 3 |

Description Example

MSBHI R1, R2, A1

MSBLH
Multiply-Subtract the lower-order word Multiply-SuBtract Low-order word and High-order word

DSP instruction
Instruction Code
Page: 260

MSBLH src, src2, Adest

## Operation

```
signed short tmp1, tmp2;
signed 72bit tmp3;
tmp1 = (signed short) src;
tmp2 = (signed short) (src2 >> 16);
tmp3 = (signed long) tmp1 * (signed long) tmp2;
Adest = Adest - (tmp3 << 16);
```


## Function

- This instruction multiplies the lower-order 16 bits of src by the higher-order 16 bits of src2, and subtracts the result from the value in the accumulator (ACC). The subtraction is performed with the least significant bit of the result of multiplication corresponding to bit 16 of ACC. The result of subtraction is stored in ACC. The lower-order 16 bits of src and the higher-order 16 bits of src2 are treated as signed integers.



## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  | Operand |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Syntax | src | Code Size <br> (Byte) |  |  |
| MSBLH | src, src2, Adest | Rs | ss2 | Adest |

Description Example
MSBLH R1, R2, A1

MSBLO
Multiply-Subtract the lower-order word Multiply-SuBtract LOw-order word

MSBLO src, src2, Adest

## Operation

```
signed short tmp1, tmp2;
signed 72bit tmp3;
tmp1 = (signed short) src;
tmp2 = (signed short) src2;
tmp3 = (signed long) tmp1 * (signed long) tmp2;
Adest = Adest - (tmp3 << 16);
```


## Function

- This instruction multiplies the lower-order 16 bits of src by the lower-order 16 bits of src2, and subtracts the result from the value in the accumulator (ACC). The subtraction is performed with the least significant bit of the result of multiplication corresponding to bit 16 of ACC. The result of subtraction is stored in ACC. The lower-order 16 bits of src and the lower-order 16 bits of src2 are treated as signed integers.



## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax | Operand |  |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
|  | src | src2 | Adest |  |
| MSBLO src, src2, Adest | Rs | Rs2 | A0, A1 | 3 |

Description Example

MSBLO R1, R2, A1

MUL
Arithmetic/logic instruction
Instruction Code
Page: 261
(1) MUL src, dest
(2) MUL src, src2, dest

## Operation

(1) dest $=\operatorname{src}$ * dest;
(2) dest $=$ src * src2;

## Function

(1) This instruction multiplies src and dest and places the result in dest.

- The calculation is performed in 32 bits and the lower-order 32 bits of the result are placed.
- The operation result will be the same whether a singed or unsigned multiply is executed.
(2) This instruction multiplies src and src2 and places the result in dest.
- The calculation is performed in 32 bits and the lower-order 32 bits of the result are placed.
- The operation result will be the same whether a singed or unsigned multiply is executed.

Note: The accumulator (ACCO) is used to perform the function. The value of ACCO after executing the instruction is undefined.

## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  |  | Processing Size | Operand |  |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Syntax |  | src | src2 | dest |  |
| (1) MUL | src, dest | L | \#UIMM:4 | - | Rd | 2 |
|  |  | L | \#SIMM:8 | - | Rd | 3 |
|  |  | L | \#SIMM:16 | - | Rd | 4 |
|  |  | L | \#SIMM:24 | - | Rd | 5 |
|  |  | L | \#IMM:32 | - | Rd | 6 |
|  |  | L | Rs | - | Rd | 2 |
|  |  | L | [Rs].memex | - | Rd | $\begin{aligned} & 2 \text { (memex == UB) } \\ & 3 \text { (memex != UB) } \end{aligned}$ |
|  |  | L | dsp:8[Rs].memex ${ }^{*}$ | - | Rd | $\begin{aligned} & \hline 3 \text { (memex == UB) } \\ & 4 \text { (memex != UB) } \end{aligned}$ |
|  |  | L | dsp:16[Rs].memex* | - | Rd | $\begin{aligned} & 4 \text { (memex == UB) } \\ & 5 \text { (memex != UB) } \end{aligned}$ |
| (2) MUL | src, src2, dest | L | Rs | Rs2 | Rd | 3 |

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $510(255 \times 2$ ) can be specified when the size extension specifier is .W or .UW, or values from 0 to $1020(255 \times 4)$ when the specifier is .L. With dsp:16, values from 0 to $131070(65535 \times 2)$ can be specified when the size extension specifier is.$W$ or.$U W$, or values from 0 to $262140(65535 \times 4)$ when the specifier .L. The value divided by 2 or 4 will be stored in the instruction code.

## Description Example

MUL \#10, R2
MUL R1, R2
MUL [R1], R2
MUL $4[R 1] . W$, R2
MUL R1, R2, R3

## MULHI <br> Multiply the high-order word <br> MULtiply HIgh-order word

DSP instruction

## Syntax

```
MULHI src, src2, Adest
```


## Operation

```
signed short tmp1, tmp2;
signed 72bit tmp3;
tmp1 = (signed short) (src >> 16);
tmp2 = (signed short) (src2 >> 16);
tmp3 = (signed long) tmp1 * (signed long) tmp2;
Adest = (tmp3 << 16);
```


## Function

- This instruction multiplies the higher-order 16 bits of src by the higher-order 16 bits of src2, and stores the result in the accumulator (ACC). When the result is stored, the least significant bit of the result corresponds to bit 16 of ACC, and the section corresponding to bits 71 to 48 of ACC is sign-extended. Moreover, bits 15 to 0 of ACC are cleared to 0 . The higher-order 16 bits of src and the higher-order 16 bits of src2 are treated as signed integers.



## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

\left.|  | Operand |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Syntax | Src | Code Size |  |  |
| (Byte) |  |  |  |  |$\right]$| MULHI | src, src2, Adest | Rs | Rs2 |
| :--- | :--- | :--- | :--- |

## Description Example

```
MULHI R1, R2, A1
```


## MULLH

## Syntax

## Multiply the lower-order word and higher-order word <br> Multiply Low-order word and <br> High-order word

## MULLH

DSP instruction
Instruction Code
Page: 263

MULLH src, src2, Adest

## Operation

```
signed short tmp1, tmp2;
signed 72bit tmp3;
tmp1 = (signed short) src;
tmp2 = (signed short) (src2 >> 16);
tmp3 = (signed long) tmp1 * (signed long) tmp2;
Adest = (tmp3 << 16);
```


## Function

- This instruction multiplies the lower-order 16 bits of src by the higher-order 16 bits of src2, and stores the result in the accumulator (ACC). When the result is stored, the least significant bit of the result corresponds to bit 16 of ACC, and the section corresponding to bits 71 to 48 of ACC is sign-extended. Moreover, bits 15 to 0 of ACC are cleared to 0 . The lower-order 16 bits of src and the higher-order 16 bits of src2 are treated as signed integers.



## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

\left.|  | Operand |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Syntax | Src | Src2 | Adest | (Byte) |$\right]$| MULLH | src, src2, Adest | Rs | Rs2 |
| :--- | :--- | :--- | :--- |

## Description Example

```
MULLH R1, R2, A1
```

MULLO

## Multiply the low-order word <br> MULtiply LOw-order word

DSP instruction
Instruction Code
Page: 264

MULLO src, src2, Adest

## Operation

```
signed short tmp1, tmp2;
signed 72bit tmp3;
tmp1 = (signed short) src;
tmp2 = (signed short) src2;
tmp3 = (signed long) tmp1 * (signed long) tmp2;
Adest = (tmp3 << 16);
```


## Function

- This instruction multiplies the lower-order 16 bits of src by the lower-order 16 bits of src2, and stores the result in the accumulator (ACC). When the result is stored, the least significant bit of the result corresponds to bit 16 of ACC, and the section corresponding to bits 71 to 48 of ACC is sign-extended. Moreover, bits 15 to 0 of ACC are cleared to 0 . The lower-order 16 bits of src and the lower-order 16 bits of src2 are treated as signed integers.



## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  | Operand |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Syntax | Code Size |  |  |  |
| (Byte) |  |  |  |  |

## Description Example

```
MULLO R1, R2, A1
```

MVFACGU

## Syntax

## Move the guard longword from

 the accumulatorMoVe From ACcumulator GUard longword

## Operation

```
signed 72bit tmp;
tmp = (signed 72bit) Asrc << src;
dest = (signed long) (tmp >> 64);
```


## Function

- The MVFACGU instruction is executed according to the following procedures.

Processing 1:
The value of the accumulator is shifted to the left by zero to two bits as specified by src.


Processing 2:
This instruction moves the higher-order 32 bits of the accumulator (ACC) to dest.


Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  | Operand |  |  | Code Size <br> Syntax |
| :--- | :--- | :--- | :--- | :--- |
| (Byte) |  |  |  |  |

## Description Example

```
MVFACGU #1, A1, R1
```


## MVFACHI

Move the high-order longword from accumulator
MoVe From ACcumulator HIgh-order longword

## Syntax

## MVFACHI

## Operation

```
signed 72bit tmp;
tmp = (signed 72bit) Asrc << src;
dest = (signed long) (tmp >> 32);
```


## Function

- The MVFACHI instruction is executed according to the following procedures.

Processing 1:
The value of the accumulator is shifted to the left by zero to two bits as specified by src.


Processing 2:
This instruction moves the contents of bits 63 to 32 of the accumulator (ACC) to dest.


Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  | Operand |  |  | Code Size <br> Syntax |
| :--- | :--- | :--- | :--- | :--- |
| (Byte) |  |  |  |  |

## Description Example

MVFACHI \#1, A1, R1

MVFACLO

## Syntax

## Move the lower-order longword from

 the accumulatorMoVe From ACcumulator LOw-order longword

```
MVFACLO src, Asrc, dest
```


## Operation

```
signed 72bit tmp;
tmp = (signed 72bit) Asrc << src;
dest = (signed long) tmp;
```


## Function

- The MVFACLO instruction is executed according to the following procedures.

Processing 1:
The value of the accumulator is shifted to the left by zero to two bits as specified by src.


Processing 2:
This instruction moves the contents of bits 31 to 0 of the accumulator (ACC) to dest.


Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  | Operand |  |  | Code Size <br> Syntax |
| :--- | :--- | :--- | :--- | :--- |
| (Byte) |  |  |  |  |

## Description Example

MVFACLO \#1, A1, R1

## MVFACMI

## Move the middle-order longword from

 the accumulatorMoVe From ACcumulator MIddle-order longword

## Syntax

## MVFACMI

DSP instruction Instruction Code Page: 266

## Operation

```
signed 72bit tmp;
tmp = (signed 72bit) Asrc << src;
dest = (signed long) (Asrc >> 16);
```


## Function

- The MVFACMI instruction is executed according to the following procedures.

Processing 1:
The value of the accumulator is shifted to the left by zero to two bits as specified by src.


Processing 2:
This instruction moves the contents of bits 47 to 16 of the accumulator (ACC) to dest.


Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  | Operand |  |  | Code Size <br> Syntax |
| :--- | :--- | :--- | :--- | :--- |
| (Byte) |  |  |  |  |

## Description Example

MVFACMI \#1, A1, R1

MVFC
Transfer from a control register MoVe From Control register

System manipulation instruction
Instruction Code
Page: 266
MVFC src, dest

## Operation

```
dest = src;
```


## Function

- This instruction transfers src to dest.
- When the PC is specified as src, this instruction transfers its own address to dest.


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  | Processing <br> Syntax | Size | Operand | Code Size <br> (Byte) |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| MVFC |  | L | Rx | dest | Rd |

Note: * Selectable src: Registers PC, ISP, USP, INTB, EXTB, PSW, BPC, BPSW, FINTV, and FPSW

## Description Example

MVTACGU
Move the guard longword to the accumulator MoVe To ACcumulator GUard longword

## MVTACG

DSP instruction

## Syntax

```
MVTACGU src, Adest
```


## Operation

```
Adest = (Adest & 00FFFFFFFFFFFFFFFFFFh) | ((signed 72bit) src << 64);
```


## Function

- This instruction moves the contents of src to the most significant 32 bits (bits 95 to 64) of the accumulator (ACC).



## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

\left.|  | Operand |  |  |
| :--- | :--- | :--- | :--- |
| Syntax | Sode Size |  |  |
| (Byte) |  |  |  |$\right]$| Src |
| :--- |
| MVTACGU src, Adest |

## Description Example

MVTACGU R1, A1

## MVTACHI

## Syntax

```
MVTACHI src, Adest
```

Move the high-order longword to the accumulator
MoVe To ACcumulator HIgh-order longword

## MVTACHI

DSP instruction
Instruction Code Page: 267

## Operation

```
Adest = (Adest & FF00000000FFFFFFFFFh) | ((signed 72bit) src << 32);
```


## Function

- This instruction moves the contents of src to the higher-order 32 bits (bits 63 to 32 ) of the accumulator (ACC).


Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  | Operand |  |  |
| :--- | :--- | :--- | :--- |
| Syntax | Code Size <br> (Byte) |  |  |
|  | src | Adest | 3 |
| MVTACHI src, Adest | Rs | A0, A1 | 3 |

## Description Example

```
MVTACHI R1, A1
```

MVTACLO

## Syntax

MVTACLO src, Adest

Move the low-order longword
to the accumulator
MoVe To ACcumulator LOw-order longword

MVTACLO
DSP instruction
Instruction Code
Page: 268

## Operation

```
Adest = (Adest & FFFFFFFFFF00000000h) | (unsigned 72bit) src;
```


## Function

- This instruction moves the contents of src to the lower-order 32 bits (bits 31 to 0 ) of the accumulator (ACC).


Flag Change

- This instruction does not affect the states of flags.

Instruction Format

|  | Operand |  |  |
| :--- | :--- | :--- | :--- |
| Syntax | Code Size <br> (Byte) |  |  |
|  | src | Adest | 3 |
| MVTACLO src, Adest | Rs | A0, A1 | 3 |

## Description Example

MVTACLO R1, A1

## MVTC

Syntax

```
MVTC src, dest
```


## Operation

```
dest = src;
```


## Function

- This instruction transfers src to dest.
- In user mode, writing to the ISP, INTB, EXTB, BPC, BPSW, and FINTV, and the IPL[3:0], PM, U, and I bits in the PSW is ignored. In supervisor mode, writing to the PM bit in the PSW is ignored.


## Flag Change

| Flag | Change $\quad$ Condition |  |
| :--- | :--- | :--- |
| C | ${ }^{*}$ |  |
| $Z$ | ${ }^{*}$ |  |
| S | ${ }^{*}$ |  |
| O | ${ }^{*}$ |  |

Note: * The flag changes only when dest is the PSW.

## Instruction Format

| Syntax | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
|  |  | src | dest ${ }^{*}$ |  |
| MVTC src, dest | L | \#SIMM:8 | Rx | 4 |
|  | L | \#SIMM:16 | Rx | 5 |
|  | L | \#SIMM:24 | Rx | 6 |
|  | L | \#IMM:32 | Rx | 7 |
|  | L | Rs | Rx | 3 |

Note: * Selectable dest: Registers ISP, USP, INTB, EXTB, PSW, BPC, BPSW, FINTV, and FPSW Note that the PC cannot be specified as dest.

## Description Example

```
MVTC #0FFFFF000h, INTB
```

MVTC R1, USP

MVTIPL
Interrupt priority level setting
MoVe To Interrupt Priority Level
System manipulation instruction
Instruction Code
Page: 270

MVTIPL src

## Operation

```
IPL = src;
```


## Function

- This instruction transfers src to the IPL[3:0] bits in the PSW.
- This instruction is a privileged instruction. Attempting to execute this instruction in user mode generates a privileged instruction exception.
- The value of src is an unsigned integer in the range $0 \leq \operatorname{src} \leq 15$.


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax | Operand <br> src | Code Size <br> (Byte) |
| :--- | :--- | :--- |
| MVTIPL src | \#IMM:4 | 3 |

## Description Example

```
MVTIPL #2
```

NEG

## Two's complementation <br> NEGate

Arithmetic/logic instruction

## Syntax

Instruction Code
Page: 271

```
(1) NEG
dest
(2) NEG src, dest
```


## Operation

(1) dest = -dest;
(2) dest $=-\mathrm{src}$;

## Function

(1) This instruction arithmetically inverts (takes the two's complement of) dest and places the result in dest.
(2) This instruction arithmetically inverts (takes the two's complement of) src and places the result in dest.

## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| $C$ | $\sqrt{C}$ | The flag is set if dest is 0 after the operation; otherwise it is cleared. |
| $Z$ | $\sqrt{S}$ | The flag is set if dest is 0 after the operation; otherwise it is cleared. |
| $S$ | $\sqrt{2}$ | The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared. |
| $O$ | $\sqrt{\text { (1) The flag is set if dest before the operation was 80000000h; otherwise it is cleared. }}$(2) The flag is set if src before the operation was 80000000h; otherwise it is cleared. |  |

## Instruction Format

| Syntax |  | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | src | dest |  |
| (1) NEG | dest | L | - | Rd | 2 |
| (2) NEG | src, dest | L | Rs | Rd | 3 |

## Description Example

```
NEG
R1
NEG R1, R2
```

NOP
No operation
No OPeration

NOP
Arithmetic/logic instruction
Instruction Code
Page: 271

NOP

## Operation

/* No operation */

## Function

- This instruction executes no process. The operation will be continued from the next instruction.


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax | Code Size (Byte) |
| :--- | :--- |
| NOP | 1 |

Description Example
NOP

Logical complementation
NOT

Instruction Code

## Syntax

(1) NOT
dest
(2) NOT src, dest

## Operation

(1) dest $=$ ~dest;
(2) dest = ~src;

## Function

(1) This instruction logically inverts dest and places the result in dest.
(2) This instruction logically inverts src and places the result in dest.

## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | - |  |
| $Z$ | $\sqrt{Z}$ | The flag is set if dest is 0 after the operation; otherwise it is cleared. |
| $S$ | $\sqrt{2}$ | The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared. |
| $O$ | - |  |

## Instruction Format

| Syntax |  | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | src | dest |  |
| (1) NOT | dest | L | - | Rd | 2 |
| (2) NOT | src, dest | L | Rs | Rd | 3 |

## Description Example

| NOT | $R 1$ |
| :--- | :--- |
| NOT | $R 1, ~ R 2$ |

Logical OR OR

## Syntax

(1) OR
src, dest
(2) OR src, src2, dest

## Operation

(1) dest $=$ dest | src;
(2) dest $=$ src | src2;

## Function

(1) This instruction takes the logical OR of dest and src and places the result in dest.
(2) This instruction takes the logical OR of src and src2 and places the result in dest.

## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | - |  |
| $Z$ | $\sqrt{2}$ | The flag is set if dest is 0 after the operation; otherwise it is cleared. |
| $S$ | $\sqrt{3}$ | The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared. |
| $O$ | - |  |

## Instruction Format

| Syntax |  | Processing Size | Operand |  |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | src | src2 | dest |  |
| (1) OR | src, dest | L | \#UIMM:4 | - | Rd | 2 |
|  |  | L | \#SIMM:8 | - | Rd | 3 |
|  |  | L | \#SIMM:16 | - | Rd | 4 |
|  |  | L | \#SIMM:24 | - | Rd | 5 |
|  |  | L | \#IMM:32 | - | Rd | 6 |
|  |  | L | Rs | - | Rd | 2 |
|  |  | L | [Rs].memex | - | Rd | $\begin{aligned} & 2 \text { (memex == UB) } \\ & 3 \text { (memex != UB) } \end{aligned}$ |
|  |  | L | dsp:8[Rs].memex ${ }^{*}$ | - | Rd | $\begin{aligned} & 3 \text { (memex == UB) } \\ & 4 \text { (memex != UB) } \end{aligned}$ |
|  |  | L | dsp:16[Rs].memex* | - | Rd | $\begin{aligned} & 4 \text { (memex == UB) } \\ & 5 \text { (memex != UB) } \end{aligned}$ |
| (2) OR | src, src2, dest | L | Rs | Rs2 | Rd | 3 |

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $510(255 \times 2$ ) can be specified when the size extension specifier is .W or .UW, or values from 0 to $1020(255 \times 4)$ when the specifier is .L. With dsp:16, values from 0 to $131070(65535 \times 2)$ can be specified when the size extension specifier is.$W$ or.$U W$, or values from 0 to $262140(65535 \times 4)$ when the specifier is. L . The value divided by 2 or 4 will be stored in the instruction code.

## Description Example

OR \#8, R1
OR R1, R2
OR [R1], R2
OR 8[R1].L, R2
OR R1, R2, R3

POP
Restoring data from stack to register
POP data from the stack

Data transfer instruction
Instruction Code
Page: 274

## Syntax

POP dest

## Operation

```
tmp = *SP;
SP = SP + 4;
dest = tmp;
```


## Function

- This instruction restores data from the stack and transfers it to dest.
- The stack pointer in use is specified by the $U$ bit in the PSW.


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax | Processing <br> Size | Operand <br> dest | Code Size <br> (Byte) |
| :--- | :--- | :--- | :--- |
| POP | dest | L | Rd |

## Description Example

POP R1

Restoring a control register
POP Control register

## Syntax

POPC dest

## Operation

```
tmp = *SP;
SP = SP + 4;
dest = tmp;
```


## Function

- This instruction restores data from the stack and transfers it to the control register specified as dest.
- The stack pointer in use is specified by the $U$ bit in the PSW.
- In user mode, writing to the ISP, INTB, EXTB, BPC, BPSW, and FINTV, and the IPL[3:0], PM, U, and I bits in the PSW is ignored. In supervisor mode, writing to the PM bit in the PSW is ignored.

Flag Change
Flag Change Condition

| C | ${ }^{*}$ |
| :--- | :--- |
| $Z$ | ${ }^{*}$ |
| S | ${ }^{*}$ |
| O | ${ }^{*}$ |

Note: * The flag changes only when dest is the PSW.
Instruction Format

| Syntax | Processing <br> Size | Operand <br> dest* | Code Size <br> (Byte) |
| :--- | :--- | :--- | :--- |
| POPC dest | L | Rx | 2 |

Note: * Selectable dest: Registers ISP, USP, INTB, EXTB, PSW, BPC, BPSW, FINTV, and FPSW Note that the PC cannot be specified as dest

## Description Example

## POPC PSW

POPM
Restoring multiple registers from the stack
POP Multiple registers

## Syntax

POPM dest-dest2

## Operation

```
signed char i;
for ( i = register_num(dest); i <= register_num(dest2); i++ ) {
    tmp = *SP;
    SP = SP + 4;
    register(i) = tmp;
}
```


## Function

- This instruction restores values from the stack to the block of registers in the range specified by dest and dest2.
- The range is specified by first and last register numbers. Note that the condition (first register number < last register number) must be satisfied.
- R0 cannot be specified.
- The stack pointer in use is specified by the $U$ bit in the PSW.
- Registers are restored from the stack in the following order:

| R15 | R14 | R13 | R12 | $\ldots \ldots \ldots$ | R2 | R1 |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |

Restoration is in sequence from R1.

## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
|  |  | dest | dest2 |  |
| POPM dest-dest2 | L | $\begin{aligned} & \mathrm{Rd} \\ & (\mathrm{Rd}=\mathrm{R} 1 \text { to } \mathrm{R} 14) \end{aligned}$ | $\begin{aligned} & \mathrm{Rd} 2 \\ & (\mathrm{Rd} 2=\mathrm{R} 2 \text { to } \mathrm{R} 15) \end{aligned}$ | 2 |

## Description Example

```
POPM R1-R3
POPM R4-R8
```

Saving data on the stack
PUSH data onto the stack

## Data transfer instruction <br> Instruction Code <br> Page: 276

## Syntax

PUSH.size src

## Operation

```
tmp = src;
SP = SP - 4*;
*SP = tmp;
```

Note: * SP is decremented by 4 even when the size specifier (.size) is .B or .W. The higher-order 24 and 16 bits in the respective cases (.B and .W) are undefined.

## Function

- This instruction pushes src onto the stack.
- When src is in register and the size specifier for the PUSH instruction is .B or .W, the byte or word of data from the LSB in the register are saved respectively.
- The transfer to the stack is processed in longwords. When the size specifier is .B or .W, the higher-order 24 or 16 bits are undefined respectively.
- The stack pointer in use is specified by the $U$ bit in the PSW.


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax | Size | Processing Size | Operand | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | src |  |
| PUSH.size src | B/W/L | L | Rs | 2 |
|  | B/W/L | L | [Rs] | 2 |
|  | B/W/L | L | dsp:8[Rs]* | 3 |
|  | B/W/L | L | dsp:16[Rs]* | 4 |

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is.$W$, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $510(255 \times 2$ ) can be specified when the size specifier is .W, or values from 0 to $1020(255 \times 4)$ when the specifier is .L. With dsp:16, values from 0 to 131070 $(65535 \times 2)$ can be specified when the size specifier is.$W$, or values from 0 to $262140(65535 \times 4)$ when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

## Description Example

```
PUSH.B R1
PUSH.L [R1]
```


## PUSHC

## Saving a control register

PUSH Control register

Syntax

## Operation

```
tmp = src;
SP = SP - 4;
*SP = tmp;
```


## Function

- This instruction pushes the control register specified by src onto the stack.
- The stack pointer in use is specified by the $U$ bit in the PSW.
- When the PC is specified as src, this instruction pushes its own address onto the stack.


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax | Processing <br> Size | Operand <br>  <br> src* | Code Size <br> (Byte) |
| :--- | :--- | :--- | :--- | :--- |
| PUSHC SrC | L | Rx | 2 |

Note: * Selectable src: Registers PC, ISP, USP, INTB, EXTB, PSW, BPC, BPSW, FINTV, and FPSW

## Description Example

```
PUSHC PSW
```


## PUSHM

Saving multiple registers
PUSH Multiple registers
PUSHM
Data transfer instruction
Instruction Code
Page: 277

## Syntax

```
PUSHM src-src2
```


## Operation

```
signed char i;
for ( i = register_num(src2); i >= register_num(src); i-- ) {
    tmp = register(i);
    SP = SP - 4;
    *SP = tmp;
}
```


## Function

- This instruction saves values to the stack from the block of registers in the range specified by src and src2.
- The range is specified by first and last register numbers. Note that the condition (first register number < last register number) must be satisfied.
- R0 cannot be specified.
- The stack pointer in use is specified by the $U$ bit in the PSW.
- Registers are saved in the stack in the following order:

| R15 | R 14 | R 13 | R 12 | $\ldots \ldots \ldots$ | R 2 | R 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  | Processing <br> Syntax | Operand |  | Code Size <br> (Byte) |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  | Size | src | src2 | 2 |

## Description Example

```
PUSHM R1-R3
PUSHM R4-R8
```


## RACL <br> Round the accumulator longword <br> Round ACcumulator Longword

## RACL

DSP instruction
Instruction Code
Page: 278

```
RACL src, Adest
```


## Operation

```
signed 72bit tmp;
signed 73bit tmp73;
tmp = (signed 72bit) Adest << src;
tmp73 = (signed 73bit) tmp + 0000000000080000000h;
if (tmp73 > (signed 73bit) 0007FFFFFFF00000000h)
    Adest = 007FFFFFFF00000000h;
else if (tmp73 < (signed 73bit) 1FF8000000000000000h)
    Adest = FF8000000000000000h;
else
    Adest = tmp & FFFFFFFFFF00000000h;
```


## Function

- This instruction rounds the value of the accumulator into a longword and stores the result in the accumulator.

- The RACL instruction is executed according to the following procedures.


## Processing 1:

The value of the accumulator is shifted to the left by one or two bits as specified by src.


Processing 2:
The value of the accumulator changes according to the value of 64 bits after the contents have been shifted to the left by one or two bits.


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  | Operand |  | Code Size <br> Syntax |
| :--- | :--- | :--- | :--- |
|  | src | Adest |  |

## Description Example

```
RACL #1, A1
RACL #2, A0
```


## RACW

## Round the accumulator word

Round ACcumulator Word

## Syntax

```
RACW src, Adest
```


## Operation

```
signed 72bit tmp;
signed 73bit tmp73;
tmp = (signed 72bit) Adest << src;
tmp73 = (signed 73bit) tmp + 0000000000080000000h;
if (tmp73 > (signed 73bit) 00000007FFF00000000h)
    Adest = 0000007FFF00000000h;
else if (tmp73 < (signed 73bit) 1FFFFFFF800000000000h)
    Adest = FFFFFF800000000000h;
else
    Adest = tmp & FFFFFFFFFF00000000h;
```


## Function

- This instruction rounds the value of the accumulator into a word and stores the result in the accumulator.

- The RACW instruction is executed according to the following procedures.

Processing 1:
The value of the accumulator is shifted to the left by one or two bits as specified by src.


Processing 2:
The value of the accumulator changes according to the value of 64 bits after the contents have been shifted to the left by one or two bits.


Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  | Operand |  | Code Size <br> Syntax |
| :--- | :--- | :--- | :--- |
| (Byte) |  |  |  |

## Description Example

| RACW | $\# 1, ~ A 1$ |
| :--- | :--- |
| RACW | $\# 2, ~ A 0$ |

RDACL

## Round the accumulator longword Round Down ACcumulator Longword

## Syntax

## Operation

```
signed 72bit tmp;
tmp = (signed 72bit) Adest << src;
if (tmp > (signed 72bit) 007FFFFFFFF00000000h)
    Adest = 007FFFFFFF00000000h;
else if (tmp < (signed 72bit) FF8000000000000000h)
    Adest = FF8000000000000000h;
else
    Adest = tmp & FFFFFFFFFF00000000h;
```


## Function

- This instruction rounds the value of the accumulator into a longword and stores the result in the accumulator.

- The RDACL instruction is executed according to the following procedures.

Processing 1:
The value of the accumulator is shifted to the left by one or two bits as specified by src.


Processing 2:
The value of the accumulator changes according to the value of 64 bits after the contents have been shifted to the left by one or two bits.


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  | Operand |  | Code Size <br> Syntax |
| :--- | :--- | :--- | :--- |
|  | src | Adest |  |
| RDACL src, Adest | $\# \mathrm{IMM}: 1$ | A0, A1 | 3 |

## Description Example

| RDACL | $\# 1, ~ A 1$ |
| :--- | :--- |
| RDACL | $\# 2, ~ A 0$ |

RDACW

## Syntax

## Round the accumulator word

Round Down ACcumulator Word

```
RDACW src, Adest
```


## Operation

```
signed 72bit tmp;
tmp = (signed 72bit) Adest << src;
if (tmp > (signed 72bit) 0000007FFF00000000h)
    Adest = 0000007FFF00000000h;
else if (tmp < (signed 72bit) FFFFFF800000000000h)
    Adest = FFFFFF800000000000h;
else
    Adest = tmp & FFFFFFFFFF00000000h;
```


## Function

- This instruction rounds the value of the accumulator into a word and stores the result in the accumulator.

- The RDACW instruction is executed according to the following procedures.

Processing 1:
The value of the accumulator is shifted to the left by one or two bits as specified by src.


Processing 2:
The value of the accumulator changes according to the value of 64 bits after the contents have been shifted to the left by one or two bits.


Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  | Operand |  | Code Size <br> Syntax |
| :--- | :--- | :--- | :--- |
|  | src | Adest |  |
| RDACW Src, Adest | $\# \mathrm{IMM}: 1$ | A0, A1 | 3 |

## Description Example

| RDACW | $\# 1, ~ A 1$ |
| :--- | :--- |
| RDACW | $\# 2, ~ A 1$ |

## REVL

## Syntax

REVL src, dest

## Endian conversion

REVerse Longword data

## REVL

Data transfer instruction
Instruction Code
Page: 280

## Operation

```
Rd = { Rs[7:0], Rs[15:8], Rs[23:16], Rs[31:24] }
```


## Function

- This instruction converts the endian byte order within a 32-bit datum, which is specified by src, and saves the result in dest.


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  | Operand |  |  |
| :--- | :--- | :--- | :--- |
| Syntax | Code Size <br> (Byte) |  |  |
| src | dest | 3 |  |

## Description Example

```
REVL R1, R2
```

REVW
Endian conversion

## REVerse Word data

REVW src, dest

## Operation

```
Rd = { Rs[23:16], Rs[31:24], Rs[7:0], Rs[15:8] }
```


## Function

- This instruction converts the endian byte order within the higher- and lower-order 16-bit data, which are specified by src, and saves the result in dest.


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  | Operand |  |  |
| :--- | :--- | :--- | :--- |
| Code Size <br> Syntax | src | dest |  |
| REVW | src, dest | Rs | Rd |

## Description Example

```
REVW R1, R2
```


## RMPA

## Multiply-and-accumulate operation <br> Repeated MultiPly and Accumulate

Syntax

## Arithmetic/logic instruction <br> Instruction Code <br> Page: 281

RMPA.size

## Operation

```
while ( R3 != 0 ) {
    R6:R5:R4 = R6:R5:R4 + *R1 * *R2;
    R1 = R1 + n;
    R2 = R2 + n;
    R3 = R3 - 1;
}
```

Notes: 1. If this instruction is executed with R 3 set to 0 , it is ignored and has no effect on registers and flags.
2. When the size specifier (.size) is .B, .W, or .L, $n$ is 1,2 , or 4 , respectively.

## Function

- This instruction performs a multiply-and-accumulate operation with the multiplicand addresses specified by R1, the multiplier addresses specified by R2, and the number of multiply-and-accumulate operations specified by R3. The operands and result are handled as signed values, and the result is placed in R6:R5:R4 as an 80-bit datum. Note that the higher-order 16 bits of R6 are set to the value obtained by sign-extending the lower-order 16 bits of R6.
- The greatest value that is specifiable in R3 is 00010000 h .

- The data in R1 and R2 are undefined when instruction execution is completed.
- Specify the initial value in R6:R5:R4 before executing the instruction. Furthermore, be sure to set R6 to FFFFFFFFh when R5:R4 is negative or to 00000000 h if $\mathrm{R} 5: \mathrm{R} 4$ is positive.
- An interrupt request during execution of this instruction will be accepted, so processing of the instruction will be suspended. That is, execution of the instruction will continue on return from the interrupt processing routine. However, be sure to save the contents of the R1, R2, R3, R4, R5, R6, and PSW when an interrupt is generated and restore them when execution is returned from the interrupt routine.
- In execution of the instruction, the data may be prefetched from the multiplicand addresses specified by R1 and the multiplier addresses specified by R2, with R3 as the upper limit. For details of the data size to be prefetched, refer to the hardware manual of each product.
Note: The accumulator (ACCO) is used to perform the function. The value of ACCO after executing the instruction is undefined.

Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | - |  |
| Z | - | The flag is set if the MSB of R6 is $1 ;$ otherwise it is cleared. |
| S | $\sqrt{ }$ | The flag is set if the R6:R5:R4 data is greater than $2^{63}-1$ or smaller than $-2^{63} ;$ otherwise it is <br> cleared. |
| O | $\sqrt{ }$ |  |

## Instruction Format

| Syntax | Size | Processing <br> Size | Code Size <br> (Byte) |
| :--- | :--- | :--- | :--- |
| RMPA.size | B/W/L | size | 2 |

## Description Example

RMPA.W

Rotation with carry to left
ROtate Left with Carry

Arithmetic/logic instruction

## Syntax

```
ROLC
dest
```


## Operation

```
dest <<= 1;
if ( C == 0 ) { dest &= FFFFFFFFEh; }
else { dest |= 00000001h; }
```


## Function

- This instruction treats dest and the C flag as a unit, rotating the whole one bit to the left.



## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | $\sqrt{ }$ | The flag is set if the shifted-out bit is 1; otherwise it is cleared. |
| $Z$ | $\sqrt{2}$ | The flag is set if dest is 0 after the operation; otherwise it is cleared. |
| S | $\sqrt{ }$ | The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared. |
| $O$ | - |  |

## Instruction Format

| Syntax | Processing <br> Size | Operand <br>  <br> dest | Code Size <br> (Byte) |
| :--- | :--- | :--- | :--- |
| ROLC dest | L | Rd | 2 |

## Description Example

ROLC<br>R1

RORC
Rotation with carry to right
ROtate Right with Carry
RORC
Arithmetic/logic instruction
Instruction Code
Page: 282

## Syntax

RORC dest

## Operation

```
dest >>= 1;
if ( C == 0 ) { dest &= 7FFFFFFFh; }
else { dest |= 80000000h; }
```


## Function

- This instruction treats dest and the C flag as a unit, rotating the whole one bit to the right.


Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | $\sqrt{ }$ | The flag is set if the shifted-out bit is 1; otherwise it is cleared. |
| $Z$ | $\sqrt{2}$ | The flag is set if dest is 0 after the operation; otherwise it is cleared. |
| S | $\sqrt{ }$ | The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared. |
| $O$ | - |  |

## Instruction Format

| Syntax | Processing <br> Size | Operand <br>  <br> dest | Code Size <br> (Byte) |  |
| :--- | :--- | :--- | :--- | :--- |
| RORC | dest | L | Rd | 2 |

## Description Example

RORC R1

## Rotation to left <br> ROTate Left

ROTL
Arithmetic/logic instruction

## Syntax

Instruction Code
Page: 282
ROTL src, dest

## Operation

```
unsigned long tmp0, tmp1;
tmp0 = src & 31;
tmp1 = dest << tmp0;
dest = (( unsigned long ) dest >> ( 32 - tmp0 )) | tmp1;
```


## Function

- This instruction rotates dest leftward by the number of bit positions specified by src and saves the value in dest. Bits overflowing from the MSB are transferred to the LSB and to the C flag.
- src is an unsigned integer in the range of $0 \leq \operatorname{src} \leq 31$.
- When src is in register, only five bits in the LSB are valid.


Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | $\sqrt{ }$ | After the operation, this flag will have the same LSB value as dest. In addition, when src is 0, <br> this flag will have the same LSB value as dest. |
| $Z$ | $\sqrt{S}$ | The flag is set if dest is 0 after the operation; otherwise it is cleared. |
| S | $\sqrt{ }$ | The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared. |

Instruction Format

| Syntax | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
|  |  | src | dest |  |
| ROTL src, dest | L | \#IMM:5 | Rd | 3 |
|  | L | Rs | Rd | 3 |

## Description Example

```
ROTL #1, R1
ROTL R1, R2
```

ROTR
Rotation to right
ROTate Right
ROTR

## Arithmetic/logic instruction

Instruction Code
Page: 283

Syntax<br>ROTR src, dest

## Operation

```
unsigned long tmp0, tmp1;
tmp0 = src & 31;
tmp1 = ( unsigned long ) dest >> tmp0;
dest = ( dest << ( 32 - tmp0 )) | tmp1;
```


## Function

- This instruction rotates dest rightward by the number of bit positions specified by src and saves the value in dest. Bits overflowing from the LSB are transferred to the MSB and to the C flag.
- $\quad$ src is an unsigned integer in the range of $0 \leq \operatorname{src} \leq 31$.
- When src is in register, only five bits in the LSB are valid.


Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | $\sqrt{ }$ | After the operation, this flag will have the same MSB value as dest. In addition, when src is 0, <br> this flag will have the same MSB value as dest. |
| $Z$ | $\sqrt{S}$ | The flag is set if dest is 0 after the operation; otherwise it is cleared. |
| O | $\sqrt{ }$ | - |

Instruction Format

| Syntax | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
|  |  | src | dest |  |
| ROTR src, dest | L | \#IMM:5 | Rd | 3 |
|  | L | Rs | Rd | 3 |

## Description Example

```
ROTR #1, R1
ROTR R1, R2
```


## ROUND

## Floating-point operation instruction <br> Instruction Code <br> Page: 284

Syntax

## Operation

```
dest = ( signed long ) src;
```


## Function

- This instruction converts the single-precision floating-point number stored in src into a signed longword (32-bit) integer and places the result in dest. The result is rounded according to the setting of the RM[1:0] bits in the FPSW.

| Bits RM[1:0] | Rounding Mode |
| :--- | :--- |
| 00b | Round to the nearest value |
| 01b | Round towards 0 |
| 10b | Round towards $+\infty$ |
| 11b | Round towards $-\infty$ |

Flag Change

| Flag | Change | Condition |
| :---: | :---: | :---: |
| C | - |  |
| Z | $\checkmark$ | The flag is set if the result of the operation is 0 ; otherwise it is cleared. |
| S | $\checkmark$ | The flag is set if the sign bit (bit 31) of the result of the operation is 1; otherwise it is cleared. |
| 0 | - |  |
| CV | $\checkmark$ | The flag is set if an invalid operation exception is generated; otherwise it is cleared. |
| CO | $\checkmark$ | The value of the flag is 0 . |
| CZ | $\checkmark$ | The value of the flag is 0 . |
| CU | $\checkmark$ | The value of the flag is 0 . |
| CX | $\checkmark$ | The flag is set if an inexact exception is generated; otherwise it is cleared. |
| CE | $\checkmark$ | The flag is set if an unimplemented processing exception is generated; otherwise it is cleared. |
| FV | $\checkmark$ | The flag is set if an invalid operation exception is generated; otherwise it does not change. |
| FO | - |  |
| FZ | - |  |
| FU | - |  |
| FX | $\checkmark$ | The flag is set if an inexact exception is generated; otherwise it does not change. |

Note: The FX and FV flags do not change if any of the exception enable bits EX and EV is 1 . The $S$ and $Z$ flags do not change when an exception is generated.

## Instruction Format

| Syntax | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
|  |  | src | dest |  |
| ROUND src, dest | L | Rs | Rd | 3 |
|  | L | [Rs].L | Rd | 3 |
|  | L | dsp:8[Rs].L* | Rd | 4 |
|  | L | dsp:16[Rs].L* | Rd | 5 |

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 4) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $1020(255 \times 4)$ can be specified; with dsp:16, values from 0 to $262140(65535 \times 4)$ can be specified. The value divided by 4 will be stored in the instruction code.

## Possible Exceptions

Unimplemented processing
Invalid operation
Inexact

## Description Example

```
ROUND R1, R2
ROUND [R1], R2
```


## Supplementary Description

- The following tables show the correspondences between src and dest values and the results of operations when DN $=0$ and $\mathrm{DN}=1$.

When DN = 0

| src Value (exponent is shown without bias) | dest | Exception |  |
| :--- | :--- | :--- | :--- |
| src $\geq 0$ | $+\infty$ | When an invalid operation exception is <br> generated with the EV bit $=1:$ No change <br>  <br>  <br>  <br>  <br> $127 \geq$ Exponent $\geq 31$ | Invalid operation <br> exception |
| Other cases: 7FFFFFFFh |  |  |  |

Notes: 1. An inexact exception occurs when the result is rounded.
2. No invalid operation exception occurs when src $=$ CFO00000h.

| When DN = 1 |  |  |  |
| :---: | :---: | :---: | :---: |
| src $\geq 0$ | $+\infty$ | When an invalid operation exception is generated with the EV bit = 1: No change Other cases: 7FFFFFFFh | Invalid operation exception |
|  | $127 \geq$ Exponent $\geq 31$ |  |  |
|  | $30 \geq$ Exponent $\geq-126$ | 00000000h to 7FFFFFF80h | None ${ }^{\text {¹ }}$ |
|  | +0, +Denormalized number | 00000000h | None |
| Src < 0 | -0, -Denormalized number |  |  |
|  | $30 \geq$ Exponent $\geq-126$ | 00000000h to 80000080h | None*1 |
|  | $127 \geq$ Exponent $\geq 31$ | When an invalid operation exception is generated with the EV bit = 1: No change Other cases: 80000000h | Invalid operation exception ${ }^{* 2}$ |
|  | - |  |  |
| NaN | QNaN | When an invalid operation exception is generated with the EV bit = 1: No change Other cases: | Invalid operation exception |
|  | SNaN | Sign bit = 0: 7FFFFFFFh <br> Sign bit $=1: 80000000 \mathrm{~h}$ |  |

Notes: 1. An inexact exception occurs when the result is rounded.
2. No invalid operation exception occurs when $\mathrm{src}=\mathrm{CF} 000000 \mathrm{~h}$.

## RTE

Syntax

System manipulation instruction
Instruction Code
Page: 284
RTE

## Operation

```
PC = *SP;
SP = SP + 4;
tmp = *SP;
SP = SP + 4;
PSW = tmp;
LI = 0:
```


## Function

- This instruction returns execution from the exception handling routine by restoring the PC and PSW contents that were preserved when the exception was accepted.
- This instruction is a privileged instruction. Attempting to execute this instruction in user mode generates a privileged instruction exception.
- If returning is accompanied by a transition to user mode, the $U$ bit in the PSW becomes 1 .

Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | ${ }^{*}$ |  |
| $Z$ | ${ }^{*}$ |  |
| S | ${ }^{*}$ |  |
| O | ${ }^{*}$ |  |

Note: * The flags become the corresponding values on the stack.
Instruction Format

| Syntax | Code Size (Byte) |
| :--- | :--- |
| RTE | 2 |

## Description Example

RTE

## RTFI

## Return from the fast interrupt

ReTurn from Fast Interrupt
System manipulation instruction
Syntax
Instruction Code
Page: 285
RTFI

## Operation

```
PSW = BPSW;
PC = BPC;
LI = 0:
```


## Function

- This instruction returns execution from the fast-interrupt handler by restoring the PC and PSW contents that were saved in the BPC and BPSW when the fast interrupt request was accepted.
- This instruction is a privileged instruction. Attempting to execute this instruction in user mode generates a privileged instruction exception.
- If returning is accompanied by a transition to user mode, the $U$ bit in the PSW becomes 1.
- The data in the BPC and BPSW are undefined when instruction execution is completed.

Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | ${ }^{*}$ |  |
| $Z$ | ${ }^{*}$ |  |
| S | ${ }^{*}$ |  |
| O | ${ }^{*}$ |  |

Note: * The flags become the corresponding values from the BPSW.

## Instruction Format

| Syntax | Code Size (Byte) |
| :--- | :--- |
| RTFI | 2 |

## Description Example

RTFI

RTS

## Returning from a subroutine

 ReTurn from Subroutine
## Syntax

RTS

## Operation

```
PC = *SP;
SP = SP + 4;
```


## Function

- This instruction returns the flow of execution from a subroutine.


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax | Code Size (Byte) |
| :--- | :--- |
| RTS | 1 |

## Description Example

RTS

Releasing stack frame and returning from subroutine
ReTurn from Subroutine and
Deallocate stack frame

RTSD
Branch instruction
Instruction Code
Page: 285
(1) RTSD
src
(2) RTSD
src, dest-dest2

## Operation

(1) $S P=S P+s r c$;
$P C=* S P ;$
$S P=S P+4 ;$
(2) signed char i;

SP = SP + ( src - ( register_num(dest2) - register_num(dest) +1 ) * 4 );
for ( i = register_num(dest); i <= register_num(dest2); i++ ) \{
tmp = *SP;
SP = SP + 4;
register(i) = tmp;
\}
PC = *SP;
$S P=S P+4 ;$

## Function

(1) This instruction returns the flow of execution from a subroutine after deallocating the stack frame for the subroutine.

- Specify src to be the size of the stack frame (auto conversion area).

(2) This instruction returns the flow of execution from a subroutine after deallocating the stack frame for the subroutine and also restoring register values from the stack area.
- Specify src to be the total size of the stack frame (auto conversion area and register restore area).

- This instruction restores values for the block of registers in the range specified by dest and dest2 from the stack.
- The range is specified by first and last register numbers. Note that the condition (first register number $\leq$ last register number) must be satisfied.
- R0 cannot be specified.
- The stack pointer in use is specified by the U bit in the PSW.
- Registers are restored from the stack in the following order:


Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax |  | Operand |  |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | src | dest | dest |  |
| (1) RTSD | src | \#UIMM: ${ }^{*}$ | - | - | 2 |
| (2) RTSD | src, dest-dest2 | \#UIMM: $8^{*}$ | Rd (Rd | Rd2 | 3 |

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 4) as the immediate value. With UIMM:8, values from 0 to $1020(255 \times 4)$ can be specified. The value divided by 4 will be stored in the instruction code.

## Description Example

| RTSD | $\# 4$ |
| :--- | :--- |
| RTSD | $\# 16, ~ R 5-R 7$ |

## SAT

## Saturation of signed 32-bit data

SATurate signed 32-bit data

## Arithmetic/logic instruction

Instruction Code
Page: 286

## Syntax

## SAT <br> dest

## Operation

```
if ( 0 == 1 && S == 1 )
    dest = 7FFFFFFFh;
else if ( 0 == 1 && S == 0 )
    dest = 80000000h;
```


## Function

- This instruction performs a 32-bit signed saturation operation.
- When the $O$ flag is 1 and the $S$ flag is 1 , the result of the operation is 7FFFFFFFh and it is placed in dest. When the O flag is 1 and the S flag is 0 , the result of the operation is 80000000 h and it is placed in dest. In other cases, the dest value does not change.


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax | Processing <br> Size | Operand <br> dest | Code Size <br> (Byte) |
| :--- | :--- | :--- | :--- |
| SAT dest | L | Rd | 2 |

## Description Example

SAT R1

SATR
Saturation of signed 64-bit data for RMPA
SATuRate signed 64-bit data for RMPA

Arithmetic/logic instruction
Instruction Code
Page: 286

## Syntax

## SATR

## Operation

```
if ( 0 == 1 && S == 0 )
    R6:R5:R4 = 000000007FFFFFFFFFFFFFFFFh;
else if ( 0 == 1 && S == 1 )
    R6:R5:R4 = FFFFFFFF8000000000000000h;
```


## Function

- This instruction performs a 64-bit signed saturation operation.
- When the $O$ flag is 1 and the $S$ flag is 0 , the result of the operation is 000000007 FFFFFFFFFFFFFFh and it is placed in R6:R5:R4. When the $O$ flag is 1 and the $S$ flag is 1 , the result of the operation is FFFFFFFF8000000000000000h and it is place in R6:R5:R4. In other cases, the R6:R5:R4 value does not change.


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax | Code Size (Byte) |
| :--- | :--- |
| SATR | 2 |

Description Example
SATR

## SBB

## Subtraction with borrow <br> SuBtract with Borrow

## Syntax

Arithmetic/logic instruction
Instruction Code
Page: 287

```
SBB
src, dest
```


## Operation

```
dest = dest - src - !C;
```


## Function

- This instruction subtracts src and the inverse of the C flag (borrow) from dest and places the result in dest.


## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | $\sqrt{ }$ | The flag is set if an unsigned operation produces no overflow; otherwise it is cleared. |
| $Z$ | $\sqrt{2}$ | The flag is set if dest is 0 after the operation; otherwise it is cleared. |
| S | $\sqrt{ }$ | The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared. |
| O | $\sqrt{ }$ | The flag is set if a signed operation produces an overflow; otherwise it is cleared. |

## Instruction Format

| Syntax |  | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | src | dest |  |
|  | src, dest |  | L | Rs | Rd | 3 |
|  |  | L | [Rs].L | Rd | 4 |
|  |  | L | dsp:8[Rs].L* | Rd | 5 |
|  |  | L | dsp:16[Rs].L* | Rd | 6 |

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 4) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $1020(255 \times 4)$ can be specified; with dsp:16, values from 0 to $262140(65535 \times 4)$ can be specified. The value divided by 4 will be stored in the instruction code.

## Description Example

```
SBB
    R1, R2
SBB [R1], R2
```


## SCCnd

## Condition setting

Store Condition Conditionally

## SCCnd

Data transfer instruction
Instruction Code
Page: 288

## Syntax

SCCnd.size dest

## Operation

```
if ( Cnd )
    dest = 1;
else
    dest = 0;
```


## Function

- This instruction moves the truth-value of the condition specified by Cnd to dest; that is, 1 or 0 is stored to dest if the condition is true or false, respectively.
- The following table lists the types of SCCnd.

| SCCnd | Condition | Expression | SCCnd | Condition | Expression |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { SCGEU, C == } 1 \\ & \text { SCC } \end{aligned}$ | Equal to or greater than/ C flag is 1 | $\leq$ | $\begin{aligned} & \text { SCLTU, C ==0 } \\ & \text { SCNC } \end{aligned}$ | Less than/ C flag is 0 | > |
| $\begin{aligned} & \text { SCEQ, } \quad Z==1 \\ & S C Z \end{aligned}$ | Equal to/ $Z$ flag is 1 | = | $\begin{aligned} & \text { SCNE, } Z==0 \\ & \text { SCNZ } \end{aligned}$ | Not equal to/ Z flag is 0 | \# |
| SCGTU (C \& Z $)=1$ | Greater than | < | SCLEU (C \& Z $)=0$ | Equal to or less than | $\geq$ |
| SCPZ S ==0 | Positive or zero | $0 \leq$ | SCN S == 1 | Negative | $0>$ |
| SCGE ( $\left.\mathrm{S}^{\wedge} \mathrm{O}\right)=0$ | Equal to or greater than as signed integer | $\leq$ | $\begin{array}{ll} \hline \text { SCLE } & \left(\left(\mathrm{S}^{\wedge} \mathrm{O}\right) \mid\right. \\ & \mathrm{Z})==1 \end{array}$ | Equal to or less than as signed integer | $\geq$ |
| $\begin{array}{ll} \hline \text { SCGT } & \left(\left(S^{\wedge} \mathrm{O}\right) \mid\right. \\ & Z)==0 \end{array}$ | Greater than as signed integer | < | SCLT ( $\left.\mathrm{S}^{\wedge} \mathrm{O}\right)==1$ | Less than as signed integer | > |
| SCO O = 1 | O flag is 1 |  | SCNO O ==0 | O flag is 0 |  |

## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax | Size | Processing <br> Size | Operand <br> S. | Code Size <br> (Byte) |
| :--- | :--- | :--- | :--- | :--- |
| SCCnd.size | dest | L | L | Rd |

[^2]
## Description Example

```
SCC.L R2
SCNE.W [R2]
```


## SCMPU

## String comparison

String CoMPare Until not equal
SCMPU
String manipulation instruction

## Syntax

```
SCMPU
```


## Operation

```
unsigned char *R2, *R1, tmp0, tmp1;
unsigned long R3;
while ( R3 != 0 ) {
    tmp0 = *R1++;
    tmp1 = *R2++;
    R3--;
    if ( tmp0 != tmp1 || tmp0 == '\0' ) {
        break;
    }
}
```

Note: If this instruction is executed with R3 set to 0 , it is ignored and has no effect on registers and flags.

## Function

- This instruction compares strings in successively higher addresses specified by R1, which indicates the source address for comparison, and R2, which indicates the destination address for comparison, until the values do not match or the null character " $\backslash 0$ " ( $=00 \mathrm{~h}$ ) is detected, with the number of bytes specified by R3 as the upper limit.
- In execution of the instruction, the data may be prefetched from the source address for comparison specified by R1 and the destination address for comparison specified by R2, with R3 as the upper limit. For details of the data size to be prefetched, refer to the hardware manual of each product.
- The contents of R1 and R2 are undefined upon completion of the instruction.
- An interrupt request during execution of this instruction will be accepted, so processing of the instruction will be suspended. That is, execution of the instruction will continue on return from the interrupt processing routine. However, be sure to save the contents of the R1, R2, R3, and PSW when an interrupt is generated and restore them when execution is returned from the interrupt routine.


## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | $\sqrt{ }$ | This flag is set if the operation of (*R1 $\left.-{ }^{*} R 2\right)$ as unsigned integers produces a value greater <br> than or equal to 0; otherwise it is cleared. |
| $Z$ | $V$ | This flag is set if the two strings have matched; otherwise it is cleared. |
| S | - |  |
| O | - |  |

## Instruction Format

| Syntax | Processing Size | Code Size (Byte) |
| :--- | :--- | :--- |
| SCMPU | B | 2 |

## Description Example

```
SCMPU
```


## SETPSW dest

## Operation

```
dest = 1;
```


## Function

- This instruction clears the $\mathrm{O}, \mathrm{S}, \mathrm{Z}$, or C flag, which is specified by dest, or the U or I bit.
- In user mode, writing to the U or I bit in the PSW will be ignored. In supervisor mode, all flags and bits can be written to.


## Flag Change

| Flag | Change $\quad$ Condition |  |
| :--- | :--- | :--- |
| C | ${ }^{*}$ |  |
| $Z$ | ${ }^{*}$ |  |
| S | ${ }^{*}$ |  |
| O | ${ }^{*}$ |  |

Note: $\quad * \quad$ The specified flag is set to 1 .

## Instruction Format

| Syntax | Operand <br>  <br> dest | Code Size <br> (Byte) |
| :--- | :--- | :--- |
| SETPSW dest | flag | 2 |

## Description Example

```
SETPSW C
SETPSW Z
```


## Syntax

(1) SHAR src, dest
(2) SHAR src, src2, dest

## Operation

(1) dest $=($ signed long $)$ dest >> ( src \& 31 );
(2) dest $=($ signed long $)$ src2 >> ( src \& 31 );

## Function

(1) This instruction arithmetically shifts dest to the right by the number of bit positions specified by src and saves the value in dest.

- Bits overflowing from the LSB are transferred to the C flag.
- src is an unsigned in the range of $0 \leq \operatorname{src} \leq 31$.
- When src is in register, only five bits in the LSB are valid.
(2) After this instruction transfers src2 to dest, it arithmetically shifts dest to the right by the number of bit positions specified by src and saves the value in dest.
- Bits overflowing from the LSB are transferred to the C flag.
- src is an unsigned integer in the range of $0 \leq \operatorname{src} \leq 31$.


Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | $\sqrt{ }$ | The flag is set if the shifted-out bit is 1; otherwise it is cleared. However, when src is 0, this flag <br> is also cleared. |
| $Z$ | $\sqrt{S}$ | The flag is set if dest is 0 after the operation; otherwise it is cleared. |
| S | $\sqrt{ }$ | The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared. |
| $O$ | $\sqrt{2}$ | The flag is cleared to 0. |

## Instruction Format

| Syntax |  | Processing Size | Operand |  |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | src | src2 | dest |  |
| (1) SHAR | src, dest | L | \#IMM:5 | - | Rd | 2 |
|  |  | L | Rs | - | Rd | 3 |
| (2) SHAR | src, src2, dest | L | \#IMM:5 | Rs | Rd | 3 |

## Description Example

```
SHAR #3, R2
SHAR R1, R2
SHAR #3, R1, R2
```


## Syntax

(1) SHLL src, dest
(2) SHLL src, src2, dest

## Operation

(1) dest $=$ dest $\ll$ ( src \& 31 );
(2) dest $=\operatorname{src} 2 \ll(\operatorname{src} \& 31)$;

## Function

(1) This instruction arithmetically shifts dest to the left by the number of bit positions specified by src and saves the value in dest.

- Bits overflowing from the MSB are transferred to the C flag.
- When src is in register, only five bits in the LSB are valid.
- src is an unsigned integer in the range of $0 \leq \operatorname{src} \leq 31$.
(2) After this instruction transfers src2 to dest, it arithmetically shifts dest to the left by the number of bit positions specified by src and saves the value in dest.
- Bits overflowing from the MSB are transferred to the C flag.
- src is an unsigned integer in the range of $0 \leq \operatorname{src} \leq 31$.

$$
\mathrm{C} \longleftarrow \mathrm{MSB} \quad \text { dest } \quad \text { LSB } \longleftarrow 0
$$

Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | $\sqrt{ }$ | The flag is set if the shifted-out bit is $1 ;$; otherwise it is cleared. However, when src is 0, this flag <br> is also cleared. |
| $Z$ | $\sqrt{S}$ | The flag is set if dest is 0 after the operation; otherwise it is cleared. |
| O | $\sqrt{\text { The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared. }}$ |  |
|  | $\sqrt{\text { This bit is cleared to } 0 \text { when the MSB of the result of the operation is equal to all bit values that }}$ |  |
| have been shifted out (i.e. the shift operation has not changed the sign); otherwise it is set to 1. |  |  |
| However, when scr is 0, this flag is also cleared. |  |  |

## Instruction Format

| Syntax |  | Processing Size | Operand |  |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | src | src2 | dest |  |
| (1) SHLL | src, dest | L | \#IMM:5 | - | Rd | 2 |
|  |  | L | Rs | - | Rd | 3 |
| (2) SHLL | src, src2, dest | L | \#IMM:5 | Rs | Rd | 3 |

## Description Example

| SHLL | $\# 3, ~ R 2$ |  |
| :--- | :--- | :--- |
| SHLL | R1, R2 |  |
| SHLL | $\# 3, ~ R 1, ~ R 2 ~$ |  |

## SHLR

## Logical shift to the right <br> SHift Logical Right

## Syntax

(1) SHLR src, dest
(2) SHLR src, src2, dest

## Operation

(1) dest $=($ unsigned long ) dest >> ( src \& 31 );
(2) dest $=($ unsigned long $)$ src2 >> ( src \& 31 );

## Function

(1) This instruction logically shifts dest to the right by the number of bit positions specified by src and saves the value in dest.

- Bits overflowing from the LSB are transferred to the C flag.
- src is an unsigned integer in the range of $0 \leq \operatorname{src} \leq 31$.
- When src is in register, only five bits in the LSB are valid.
(2) After this instruction transfers src2 to dest, it logically shifts dest to the right by the number of bit positions specified by src and saves the value in dest.
- Bits overflowing from the LSB are transferred to the C flag.
- src is an unsigned integer in the range of $0 \leq \operatorname{src} \leq 31$.
$0 \rightarrow$ MSB $\quad$ dest $\quad$ LSB $\rightarrow C$


## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | $\sqrt{ }$ | The flag is set if the shifted-out bit is $1 ;$; otherwise it is cleared. However, when src is 0 , this flag <br> is also cleared. |
| $Z$ | $\sqrt{S}$ | The flag is set if dest is 0 after the operation; otherwise it is cleared. |
| S | $\sqrt{ }$ | The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared. |
| O | - |  |

## Instruction Format

| Syntax |  | Processing Size | Operand |  |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | src | src2 | dest |  |
| (1) SHLR | src, dest | L | \#IMM:5 | - | Rd | 2 |
|  |  | L | Rs | - | Rd | 3 |
| (2) SHLR | src, src2, dest | L | \#IMM:5 | Rs | Rd | 3 |

## Description Example

```
SHLR #3, R2
SHLR R1, R2
SHLR #3, R1, R2
```


## SMOVB

Transferring a string backward
Strings MOVe Backward
SMOVB
String manipulation instruction

Syntax

Instruction Code
Page: 293
SMOVB

## Operation

```
unsigned char *R1, *R2;
unsigned long R3;
while ( R3 != 0 ) {
    *R1-- = *R2--;
    R3 = R3 - 1;
}
```

Note: If this instruction is executed with R3 set to 0 , it is ignored and has no effect on registers and flags.

## Function

- This instruction transfers a string consisting of the number of bytes specified by R3 from the source address specified by R2 to the destination address specified by R1, with transfer proceeding in the direction of decreasing addresses.
- In execution of the instruction, data may be prefetched from the source address specified by R2, with R3 as the upper limit. For details of the data size to be prefetched, refer to the hardware manual of each product.
- The destination address specified by R1 should not be included in the range of data to be prefetched, which starts from the source address specified by R2.
- On completion of instruction execution, R1 and R2 indicate the next addresses in sequence from those for the last transfer.
- An interrupt request during execution of this instruction will be accepted, so processing of the instruction will be suspended. That is, execution of the instruction will continue on return from the interrupt processing routine. However, be sure to save the contents of the R1, R2, R3, and PSW when an interrupt is generated and restore them when execution is returned from the interrupt routine.


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax | Processing Size | Code Size (Byte) |
| :--- | :--- | :--- |
| SMOVB | B | 2 |

## Description Example

SMOVB

## SMOVF

Syntax

## Transferring a string forward

 Strings MOVe Forward
## Operation

```
unsigned char *R1, *R2;
unsigned long R3;
while ( R3 != 0 ) {
    *R1++ = *R2++;
    R3 = R3 - 1;
}
```

Note: If this instruction is executed with R3 set to 0 , it is ignored and has no effect on registers and flags.

## Function

- This instruction transfers a string consisting of the number of bytes specified by R3 from the source address specified by R2 to the destination address specified by R1, with transfer proceeding in the direction of increasing addresses.
- In execution of the instruction, data may be prefetched from the source address specified by R2, with R3 as the upper limit. For details of the data size to be prefetched, refer to the hardware manual of each product.
- The destination address specified by R1 should not be included in the range of data to be prefetched, which starts from the source address specified by R2.
- On completion of instruction execution, R1 and R2 indicate the next addresses in sequence from those for the last transfer.
- An interrupt request during execution of this instruction will be accepted, so processing of the instruction will be suspended. That is, execution of the instruction will continue on return from the interrupt processing routine. However, be sure to save the contents of the R1, R2, R3, and PSW when an interrupt is generated and restore them when execution is returned from the interrupt routine.


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax | Processing Size | Code Size (Byte) |
| :--- | :--- | :--- |
| SMOVF | B | 2 |

## Description Example

SMOVF

SMOVU

## Transferring a string <br> Strings MOVe while Unequal to zero

String manipulation instruction

Syntax

SMOVU

## Operation

```
unsigned char *R1, *R2, tmp;
unsigned long R3;
while ( R3 != 0 ) {
    tmp = *R2++;
    *R1++ = tmp;
    R3--;
    if ( tmp == '\0' ) {
        break;
    }
}
```

Note: If this instruction is executed with R3 set to 0 , it is ignored and has no effect on registers and flags.

## Function

- This instruction transfers strings successively from the source address specified by R2 to the higher destination addresses specified by R1 until the null character " $\backslash 0$ " ( $=00 \mathrm{~h}$ ) is detected, with the number of bytes specified by R3 as the upper limit. String transfer is completed after the null character has been transferred.
- In execution of the instruction, data may be prefetched from the source address specified by R2, with R3 as the upper limit. For details of the data size to be prefetched, refer to the hardware manual of each product.
- The destination address specified by R1 should not be included in the range of data to be prefetched, which starts from the source address specified by R2.
- The contents of R1 and R2 are undefined upon completion of the instruction.
- An interrupt request during execution of this instruction will be accepted, so processing of the instruction will be suspended. That is, execution of the instruction will continue on return from the interrupt processing routine. However, be sure to save the contents of the R1, R2, R3, and PSW when an interrupt is generated and restore them when execution is returned from the interrupt routine.


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax | Processing Size | Code Size (Byte) |
| :--- | :--- | :--- |
| SMOVU | B | 2 |

## Description Example

SMOVU

Storing a string
String SToRe

String manipulation instruction<br>Instruction Code<br>Page: 294

## Syntax

SSTR.size

## Operation

```
unsigned { char | short | long } *R1, R2;
unsigned long R3;
while ( R3 != 0 ) {
    *R1++ = R2;
    R3 = R3 - 1;
}
```

Notes: 1. If this instruction is executed with R 3 set to 0 , it is ignored and has no effect on registers and flags.
2. R1++: Incrementation is by the value corresponding to the size specifier (.size), i.e. by 1 for .B, 2 for.$W$, and 4 for. L .
3. R2: How much of the value in R2 is stored depends on the size specifier (.size): the byte from the LSB end of R2 is stored for .B, the word from the LSB end of R2 is stored for .W, and the longword in R2 is stored for .L.

## Function

- This instruction stores the contents of R2 successively proceeding in the direction of increasing addresses specified by R1 up to the number specified by R3.
- On completion of instruction execution, R1 indicates the next address in sequence from that for the last transfer.
- An interrupt request during execution of this instruction will be accepted, so processing of the instruction will be suspended. That is, execution of the instruction will continue on return from the interrupt processing routine. However, be sure to save the contents of the R1, R2, R3, and PSW when an interrupt is generated and restore them when execution is returned from the interrupt routine.


## Flag Change

- This instruction does not affect the states of flags.

Instruction Format

| Syntax | Size | Processing Size | Code Size (Byte) |
| :--- | :--- | :--- | :--- |
| SSTR.size | B/W/L | size | 2 |

## Description Example

SSTR.W

## STNZ <br> Transfer with condition <br> STore on Not Zero <br> Data transfer instruction <br> Instruction Code <br> Page: 294

STNZ src, dest

## Operation

```
if ( Z == 0 )
    dest = src;
```


## Function

- This instruction moves src to dest when the Z flag is 0 . dest does not change when the Z flag is 1 .


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
|  |  | src | dest |  |
| STNZ src, dest | L | \#SIMM:8 | Rd | 4 |
|  | L | \#SIMM:16 | Rd | 5 |
|  | L | \#SIMM:24 | Rd | 6 |
|  | L | \#IMM:32 | Rd | 7 |
|  | L | Rs | Rd | 3 |

## Description Example

```
STNZ #1, R2
STNZ R1, R2
```


## STZ

## Transfer with condition

STore on Zero

Data transfer instruction
Instruction Code
Page: 295

## Syntax

- 


## Operation

```
if ( Z == 1 )
    dest = src;
```


## Function

- This instruction moves src to dest when the Z flag is 1 . dest does not change when the Z flag is 0 .


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax |  | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | src | dest |  |
| STZ | src, dest |  | L | \#SIMM:8 | Rd | 4 |
|  |  | L | \#SIMM:16 | Rd | 5 |
|  |  | L | \#SIMM:24 | Rd | 6 |
|  |  | L | \#IMM:32 | Rd | 7 |
|  |  | L | Rs | Rd | 3 |

## Description Example

```
STZ #1, R2
STZ R1, R2
```

Subtraction without borrow
SUBtract

## Arithmetic/logic instruction

Instruction Code
Page: 296
(1) SUB src, dest
(2) SUB src, src2, dest

## Operation

(1) dest $=$ dest - src;
(2) dest $=$ src2 - src;

## Function

(1) This instruction subtracts src from dest and places the result in dest.
(2) This instruction subtracts src from src2 and places the result in dest.

## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | $\sqrt{ }$ | The flag is set if an unsigned operation produces no overflow; otherwise it is cleared. |
| $Z$ | $\sqrt{2}$ | The flag is set if dest is 0 after the operation; otherwise it is cleared. |
| S | $\sqrt{ }$ | The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared. |
| O | $\sqrt{ }$ | The flag is set if a signed operation produces an overflow; otherwise it is cleared. |

## Instruction Format

| Syntax |  | Processing Size | Operand |  |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Syntax |  | src | src2 | dest |  |
| (1) SUB | src, dest | L | \#UIMM:4 | - | Rd | 2 |
|  |  | L | Rs | - | Rd | 2 |
|  |  | L | [Rs].memex | - | Rd | $\begin{aligned} & 2 \text { (memex == UB) } \\ & 3 \text { (memex != UB) } \end{aligned}$ |
|  |  | L | dsp:8[Rs].memex* | - | Rd | $\begin{aligned} & 3 \text { (memex == UB) } \\ & 4 \text { (memex != UB) } \end{aligned}$ |
|  |  | L | dsp:16[Rs].memex ${ }^{*}$ | - | Rd | $\begin{aligned} & 4 \text { (memex == UB) } \\ & 5 \text { (memex != UB) } \end{aligned}$ |
| (2) SUB | src, src2, dest | L | Rs | Rs2 | Rd | 3 |

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $510(255 \times 2$ ) can be specified when the size extension specifier is .W or .UW, or values from 0 to $1020(255 \times 4)$ when the specifier is.$L$. With dsp:16, values from 0 to $131070(65535 \times 2)$ can be specified when the size extension specifier is.$W$ or. UW , or values from 0 to $262140(65535 \times 4)$ when the specifier is. L . The value divided by 2 or 4 will be stored in the instruction code.

## Description Example

```
SUB #15, R2
SUB R1, R2
SUB [R1], R2
SUB 1[R1].B, R2
SUB R1, R2, R3
```


## Searching for a string

Search UNTIL equal string

## Syntax

## String manipulation instruction

SUNTIL.size

## Operation

```
unsigned { char | short | long } *R1;
unsigned long R2, R3, tmp;
while ( R3 != 0 ) {
    tmp = ( unsigned long ) *R1++;
    R3--;
    if ( tmp == R2 ) {
        break;
    }
}
```

Notes: 1. If this instruction is executed with R3 set to 0 , it is ignored and has no effect on registers and flags.
2. R1++: Incrementation is by the value corresponding to the size specifier (.size), i.e. by 1 for .B, 2 for.$W$, and 4 for .L.

## Function

- This instruction searches a string for comparison from the first address specified by R1 for a match with the value specified in R2, with the search proceeding in the direction of increasing addresses and the number specified by R3 as the upper limit on the number of comparisons. When the size specifier (.size) is .B or .W, the byte or word data on the memory is compared with the value in R2 after being zero-extended to form a longword of data.
- In execution of the instruction, data may be prefetched from the destination address for comparison specified by R1, with R3 as the upper limit. For details of the data size to be prefetched, refer to the hardware manual of each product.
- Flags change according to the results of the operation "*R1 - R2".
- The value in R1 upon completion of instruction execution indicates the next address where the data matched. Unless there was a match within the limit, the value in R1 is the next address in sequence from that for the last comparison.
- The value in R3 on completion of instruction execution is the initial value minus the number of comparisons.
- An interrupt request during execution of this instruction will be accepted, so processing of the instruction will be suspended. That is, execution of the instruction will continue on return from the interrupt processing routine. However, be sure to save the contents of the R1, R2, R3, and PSW when an interrupt is generated and restore them when execution is returned from the interrupt routine.


## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | $V$ | The flag is set if a comparison operation as unsigned integers results in any value equal to or <br> greater than 0; otherwise it is cleared. |
| $Z$ | $V$ | The flag is set if matched data is found; otherwise it is cleared. |
| S | - |  |
| O | - |  |

Instruction Format

| Syntax | Size | Processing Size | Code Size (Byte) |
| :--- | :--- | :--- | :--- |
| SUNTIL.size | B/W/L | L | 2 |

## Description Example

SUNTIL.W

# Searching for a string Search WHILE unequal string 

String manipulation instruction

Syntax

SWHILE.size

## Operation

```
unsigned { char | short | long } *R1;
unsigned long R2, R3, tmp;
while ( R3 != 0 ) {
    tmp = ( unsigned long ) *R1++;
    R3--;
    if ( tmp != R2 ) {
        break;
    }
}
```

Notes: 1. If this instruction is executed with R3 set to 0 , it is ignored and has no effect on registers and flags.
2. R1++: Incrementation is by the value corresponding to the size specifier (.size), i.e. by 1 for .B, 2 for.$W$, and 4 for .L.

## Function

- This instruction searches a string for comparison from the first address specified by R1 for an unmatch with the value specified in R2, with the search proceeding in the direction of increasing addresses and the number specified by R3 as the upper limit on the number of comparisons. When the size specifier (.size) is. B or .W, the byte or word data on the memory is compared with the value in R2 after being zero-extended to form a longword of data.
- In execution of the instruction, data may be prefetched from the destination address for comparison specified by R1, with R3 as the upper limit. For details of the data size to be prefetched, refer to the hardware manual of each product.
- Flags change according to the results of the operation "*R1 - R2".
- The value in R1 upon completion of instruction execution indicates the next addresses where the data did not match. If all the data contents match, the value in R1 is the next address in sequence from that for the last comparison.
- The value in R3 on completion of instruction execution is the initial value minus the number of comparisons.
- An interrupt request during execution of this instruction will be accepted, so processing of the instruction will be suspended. That is, execution of the instruction will continue on return from the interrupt processing routine. However, be sure to save the contents of the R1, R2, R3, and PSW when an interrupt is generated and restore them when execution is returned from the interrupt routine.


## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | $V$ | The flag is set if a comparison operation as unsigned integers results in any value equal to or <br> greater than 0; otherwise it is cleared. |
| $Z$ | $V$ | The flag is set if all the data contents match; otherwise it is cleared. |
| S | - |  |
| O | - |  |

Instruction Format

| Syntax | Size | Processing Size | Code Size (Byte) |
| :--- | :--- | :--- | :--- |
| SWHILE.size | B/W/L | L | 2 |

## Description Example

SWHILE.W

## Syntax

Arithmetic/logic instruction<br>Instruction Code<br>Page: 298

TST src, src2

## Operation

```
src2 & src;
```


## Function

- This instruction changes the flag states in the PSW according to the result of logical AND of src2 and src.


## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | - |  |
| $Z$ | $\sqrt{2}$ | The flag is set if the result of the operation is 0; otherwise it is cleared. |
| S | $\sqrt{ }$ | The flag is set if the MSB of the result of the operation is 1; otherwise it is cleared. |
| $O$ | - |  |

## Instruction Format

| Syntax | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
|  |  | src | src2 |  |
| TST src, src2 | L | \#SIMM:8 | Rs | 4 |
|  | L | \#SIMM:16 | Rs | 5 |
|  | L | \#SIMM:24 | Rs | 6 |
|  | L | \#IMM:32 | Rs | 7 |
|  | L | Rs | Rs2 | 3 |
|  | L | [Rs].memex | Rs2 | $\begin{aligned} & 3 \text { (memex == UB) } \\ & 4 \text { (memex != UB) } \end{aligned}$ |
|  | L | dsp:8[Rs].memex* | Rs2 | $\begin{aligned} & 4 \text { (memex == UB) } \\ & 5 \text { (memex != UB) } \end{aligned}$ |
|  | L | dsp:16[Rs].memex* | Rs2 | $\begin{aligned} & 5 \text { (memex == UB) } \\ & 6 \text { (memex != UB) } \end{aligned}$ |

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $510(255 \times 2)$ can be specified when the size extension specifier is .W or .UW, or values from 0 to $1020(255 \times 4)$ when the specifier is .L. With dsp:16, values from 0 to $131070(65535 \times 2)$ can be specified when the size extension specifier is.$W$ or.$U W$, or values from 0 to $262140(65535 \times 4)$ when the specifier is.$L$. The value divided by 2 or 4 will be stored in the instruction code.

## Description Example

| TST | $\# 7, ~ R 2$ |
| :--- | :--- | :--- |
| TST | R1, R2 |
| TST | $[R 1], R 2$ |
| TST | $1[R 1] . U B, R 2$ |

## UTOF

## Integer to floating-point conversion

Integer TO Floating-point
Floating-point operation instruction
Instruction Code
Page: 299

## Syntax

UTOF src, dest

## Operation

```
dest = ( float ) (unsigned long ) src;
```


## Function

- This instruction converts the signed longword (32-bit) integer stored in src into a single-precision floating-point number and places the result in dest. Rounding of the result is in accord with the setting of the $\mathrm{RM}[1: 0$ ] bits in the FPSW. 00000000h is handled as +0 regardless of the rounding mode.


## Flag Change

| Flag | Change | Condition |
| :---: | :---: | :---: |
| C | - |  |
| Z | $\checkmark$ | The flag is set if the result of the operation is 0 ; otherwise it is cleared. |
| S | $\checkmark$ | The value of the flag is 0 . |
| 0 | - |  |
| CV | $\sqrt{ }$ | The value of the flag is 0 . |
| CO | $\checkmark$ | The value of the flag is 0 . |
| CZ | $\checkmark$ | The value of the flag is 0 . |
| CU | $\checkmark$ | The value of the flag is 0 . |
| CX | $\checkmark$ | The flag is set if an inexact exception is generated; otherwise it is cleared. |
| CE | $\checkmark$ | The value of the flag is 0 . |
| FV | - |  |
| FO | - |  |
| FZ | - |  |
| FU | - |  |
| FX | $\checkmark$ | The flag is set if an inexact exception is generated, and otherwise left unchanged. |

Note: The FX flag does not change if the exception enable bit $E X$ is 1 . The $S$ and $Z$ flags do not change when an exception is generated.

## Instruction Format

| Syntax | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
|  |  | src | dest |  |
| UTOF src, dest | L | Rs | Rd | 3 |
|  | L | [Rs].memex | Rd | $\begin{aligned} & 3 \text { (memex == UB) } \\ & 4 \text { (memex != UB) } \end{aligned}$ |
|  | L | dsp:8[Rs].memex* | Rd | $\begin{aligned} & 4 \text { (memex == UB) } \\ & 5 \text { (memex != UB) } \end{aligned}$ |
|  | L | dsp:16[Rs].memex* | Rd | $\begin{aligned} & 5 \text { (memex }==\text { UB) } \\ & 6 \text { (memex != UB) } \end{aligned}$ |

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is.$W$ or .UW, or by 4 when the specifier is. L ) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $510(255 \times 2)$ can be specified when the size extension specifier is .W or .UW, or values from 0 to $1020(255 \times 4)$ when the specifier is .L. With dsp:16, values from 0 to $131070(65535 \times 2)$ can be specified when the size extension specifier is.$W$ or. UW , or values from 0 to $262140(65535 \times 4)$ when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

## Possible Exceptions

Inexact

## Description Example

| UTOF | $R 1, R 2$ |
| :--- | :--- |
| UTOF | $[R 1], R 2$ |
| UTOF | 16[R1].L, R2 |

## WAIT <br> Waiting <br> WAIT

System manipulation instruction<br>Instruction Code<br>Page: 300

Syntax

## WAIT

## Operation

## Function

- This instruction stops program execution. Program execution is then restarted by acceptance of a non-maskable interrupt, interrupt, or generation of a reset.
- This instruction is a privileged instruction. Attempting to execute this instruction in user mode generates a privileged instruction exception.
- The I bit in the PSW becomes 1 .
- The address of the PC saved at the generation of an interrupt is the one next to the WAIT instruction.

Note: For the power-down state when the execution of the program is stopped, refer to the hardware manual of each product.

## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax | Code Size (Byte) |
| :--- | :--- |
| WAIT | 2 |

## Description Example

WAIT

## XCHG

## Exchanging values

eXCHanGe
Data transfer instruction
Instruction Code
Page: 300

## Syntax

XCHG src, dest

## Operation

```
tmp = src;
src = dest;
dest = tmp;
```


## Function

- This instruction exchanges the contents of src and dest as listed in the following table.

| src | dest | Function |
| :--- | :--- | :--- |
| Register | Register | Exchanges the data in the source register (src) and the destination register <br> (dest). |
| Memory location | Register | Exchanges the data at the memory location and the register. When the size <br> extension specifier (.size) is .B or .UB, the byte of data in the LSB of the register <br> is exchanged with the data at the memory location. When the size extension <br> specifier (.size) is. W or .UW, the word of data in the LSB of the register is <br> exchanged with the data at the memory location. When the size extension <br> specifier is other than .L, the data at the memory location is transferred to the <br> register after being extended with the specified type of extension to form a <br> longword of data. |

- This instruction may be used for the exclusive control. For details, refer to the hardware manual of each product.


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax |  | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | src | dest |  |
| XCHG | src, dest | L | Rs | Rd | 3 |
|  |  | L | [Rs].memex | Rd | 3 (memex == UB) |
|  |  |  |  |  | 4 (memex != UB) |
|  |  | L | dsp:8[Rs].memex* | Rd | 4 (memex == UB) |
|  |  |  |  |  | 5 (memex != UB) |
|  |  | L | dsp:16[Rs].memex* | Rd | 5 (memex == UB) |
|  |  |  |  |  | 6 (memex != UB) |

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $510(255 \times 2$ ) can be specified when the size extension specifier is .W or .UW, or values from 0 to $1020(255 \times 4)$ when the specifier is .L. With dsp:16, values from 0 to $131070(65535 \times 2)$ can be specified when the size extension specifier is.$W$ or. UW , or values from 0 to $262140(65535 \times 4)$ when the specifier .L. The value divided by 2 or 4 will be stored in the instruction code.

## Description Example

XCHG R1, R2
XCHG [R1].W, R2

## XOR

Logical exclusive or
eXclusive OR logical

## XOR

Arithmetic/logic instruction<br>Instruction Code<br>Page: 301

## Syntax

XOR src, dest

## Operation

```
dest = dest ^ src;
```


## Function

- This instruction exclusive-ORs dest and src and places the result in dest.


## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | - |  |
| $Z$ | $\sqrt{2}$ | The flag is set if dest is 0 after the operation; otherwise it is cleared. |
| S | $\sqrt{ }$ | The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared. |
| $O$ | - |  |

## Instruction Format

| Syntax | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
|  |  | src | dest |  |
| XOR src, dest | L | \#SIMM:8 | Rd | 4 |
|  | L | \#SIMM:16 | Rd | 5 |
|  | L | \#SIMM:24 | Rd | 6 |
|  | L | \#IMM:32 | Rd | 7 |
|  | L | Rs | Rd | 3 |
|  | L | [Rs].memex | Rd | $\begin{aligned} & 3 \text { (memex == UB) } \\ & 4 \text { (memex != UB) } \end{aligned}$ |
|  | L | dsp:8[Rs].memex* | Rd | $\begin{aligned} & 4 \text { (memex == UB) } \\ & 5 \text { (memex != UB) } \end{aligned}$ |
|  | L | dsp:16[Rs].memex* | Rd | $\begin{aligned} & 5(\text { memex }==\text { UB }) \\ & 6 \text { (memex != UB) } \end{aligned}$ |

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $510(255 \times 2)$ can be specified when the size extension specifier is .W or .UW, or values from 0 to $1020(255 \times 4)$ when the specifier is .L. With dsp:16, values from 0 to $131070(65535 \times 2)$ can be specified when the size extension specifier is.$W$ or.$U W$, or values from 0 to $262140(65535 \times 4)$ when the specifier is. L . The value divided by 2 or 4 will be stored in the instruction code.

Description Example

| XOR | $\# 8, R 1$ |
| :--- | :--- |
| XOR | R1, R2 |
| XOR | [R1], R2 |
| XOR | 16[R1].L, R2 |

## Section 4 Instruction Code

### 4.1 Guide to This Section

This section describes instruction codes by showing the respective opcodes.
The following shows how to read this section by using an actual page as an example.


ADD
(1)
(2)


Code Size

| Syntax |  | src | src2 | dest | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (1) ADD | src, dest | \#UIMM:4 | - | Rd | 2 |
| (Instruction code for three operands) |  | \#SIMM:8 | - | Rd | 3 |
|  |  | \#SIMM:16 | - | Rd | 4 |
|  |  | \#SIMM:24 | - | Rd | 5 |
|  |  | \#IMM:32 | - | Rd | 6 |
| (2) ADD | src, dest | Rs | - | Rd | 2 |
|  |  | [Rs].memex | - | Rd | $\begin{aligned} & 2 \text { (memex }==\text { UB) } \\ & 3 \text { (memex != UB) } \end{aligned}$ |
|  |  | dsp:8[Rs].memex | - | Rd | $\begin{aligned} & \hline 3 \text { (memex == UB) } \\ & 4 \text { (memex != UB) } \end{aligned}$ |
|  |  | dsp:16[Rs].memex | - | Rd | $\begin{aligned} & 4 \text { (memex }==\text { UB) } \\ & 5 \text { (memex != UB) } \end{aligned}$ |
| (3) ADD | src, src2, dest | \#SIMM:8 | Rs | Rd | 3 |
|  |  | \#SIMM:16 | Rs | Rd | 4 |
|  |  | \#SIMM:24 | Rs | Rd | 5 |
|  |  | \#IMM:32 | Rs | Rd | 6 |
| (4) ADD | src, src2, dest | Rs | Rs2 | Rd | 3 |

(3)


| imm[3:0] | src |  |
| :--- | :--- | :--- |
| 0000b to 1111b | \#UIMM:4 | 0 to 15 |


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000b to 1111b | Rd | R0 (SP) to R15 |

## (2) ADD src, dest

(4) $\qquad$
When memex != UB
b7

| mi[1:0] | memex | Id[1:0] | src |
| :---: | :---: | :---: | :---: |
| 00b | B | 11b | Rs |
| 01b | W | 00b | [Rs] |
| 10b | L | 01b | dsp:8[Rs] |
| 11b | UW | 10b | dsp:16[Rs] |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000 b to 1111 b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{R0}(\mathrm{SP})$ to R 15 |

## (1) Mnemonic

Indicates the mnemonic name of the instruction explained on the given page.

## (2) List of Code Size

Indicates the number of bytes the instruction requires. An individual RXv2 CPU instruction takes up from one to eight bytes.

## (3) Syntax

Indicates the syntax of the instruction using symbols.

## (4) Instruction Code

Indicates the instruction code. The code in parentheses may be selected or omitted depending on src/dest to be selected.


The contents of the operand, that is the byte at (address of the instruction +2 ) or (following address of the instruction +3 ) in the previous page, are arranged as shown in figure 4.1.


Figure 4.1 Immediate (IMM) and Displacement (dsp) Values

The abbreviations such as for rs, rd, ld, and mi represent the following.
rs: Source register
rs2: Second source register
rd: Destination register
rd2: Second destination register
ri: Index register
rb: Base register
li: Length of immediate
ld: Length of displacement
lds: Length of source displacement
ldd: Length of destination displacement
mi : Memory extension size infix
imm: Immediate
dsp: Displacement
cd: Condition code
cr: Control register
cb: Control bit
sz: Size specifier
ad: Addressing

### 4.2 Instruction Code Described in Detail

The following pages give details of the instruction codes for the RXv2 CPU.

## ABS

ABS

## Code Size

| Syntax | src | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- |
| $(1)$ ABS | dest | - | $R d$ | 2 |
| $(2)$ | ABS | src, dest | $R s$ | $R d$ |

(1) ABS dest


| rd[3:0] | dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rd | $R 0(S P)$ to R15 |

(2) ABS src, dest


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{R0}(\mathrm{SP})$ to R15 |

## ADC

## Code Size

| Syntax | src | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- |
| (1) ADC | src, dest | \#SIMM:8 | Rd | 4 |
|  |  | \#SIMM:16 | Rd | 5 |
|  | \#SIMM:24 | Rd | 6 |  |
|  | \#IMM:32 | Rd | 7 |  |
| (2) ADC | src, dest | Rs | Rd | 3 |
| (3) ADC | src, dest | $[\mathrm{Rs}] . \mathrm{L}$ | Rd | 4 |
|  |  |  | $\mathrm{dsp:8[Rs].L}$ | Rd |

(1) ADC src, dest


| $\mathrm{Ii}[1: 0]$ | src |
| :--- | :--- |
| 01b | \#SIMM:8 |
| 10 b | \#SIMM:16 |
| 11b | \#SIMM:24 |
| 00b | $\#$ IMM:32 |


| rd[3:0] | dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rd | $R 0(S P)$ to R15 |

(2) ADC src, dest


| $\operatorname{Id}[1: 0]$ | src |
| :--- | :--- |
| 11 b | Rs |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rd | R0 (SP) to R15 |

(3) ADC src, dest


| mi[1:0] | memex |
| :--- | :--- |
| 10b | L |


| Id[1:0] | src |
| :--- | :--- |
| 00b | $[\mathrm{Rs}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rs}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rs}]$ |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{RO}(\mathrm{SP})$ to $\mathrm{R15}$ |

## ADD

## Code Size

| Syntax | src | src2 | dest | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
| (1) ADD src, dest | \#UIMM:4 | - | Rd | 2 |
| (Instruction code for three operands) | \#SIMM:8 | - | Rd | 3 |
|  | \#SIMM:16 | - | Rd | 4 |
|  | \#SIMM:24 | - | Rd | 5 |
|  | \#IMM:32 | - | Rd | 6 |
| (2) ADD src, dest | Rs | - | Rd | 2 |
|  | [Rs].memex | - | Rd | $\begin{aligned} & 2 \text { (memex == UB) } \\ & 3 \text { (memex != UB) } \end{aligned}$ |
|  | dsp:8[Rs].memex | - | Rd | $\begin{aligned} & 3 \text { (memex == UB) } \\ & 4 \text { (memex != UB) } \end{aligned}$ |
|  | dsp:16[Rs].memex | - | Rd | $\begin{aligned} & 4 \text { (memex == UB) } \\ & 5 \text { (memex != UB) } \end{aligned}$ |
| (3) ADD src, src2, dest | \#SIMM:8 | Rs | Rd | 3 |
|  | \#SIMM:16 | Rs | Rd | 4 |
|  | \#SIMM:24 | Rs | Rd | 5 |
|  | \#IMM:32 | Rs | Rd | 6 |
| (4) ADD src, src2, dest | Rs | Rs2 | Rd | 3 |

(1) ADD src, dest


| imm[3:0] | src |  | rd[3:0] |  | dest |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0000b to 1111b | \#UIMM:4 | 0 to 15 | 0000b to 1111b | Rd | R0 (SP) to R15 |

## (2) ADD src, dest

When memex == UB or src $==$ Rs


When memex != UB


| mi[1:0] | memex |
| :--- | :--- |
| 00b | B |
| 01b | W |
| 10 b | L |
| 11b | UW |


| Id[1:0] | src |
| :--- | :--- |
| 11 b | Rs |
| 00 b | $[\mathrm{Rs}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rs}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rs}]$ |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000 b to 1111 b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{RO}(\mathrm{SP})$ to R15 |

(3) ADD src, src2, dest


| $\mathrm{II}[1: 0]$ | src |
| :--- | :--- |
| 01b | \#SIMM:8 |
| 10b | \#SIMM:16 |
| 11b | \#SIMM:24 |
| 00b | $\#$ IMM:32 |


| rs2[3:0]/rd[3:0] | src2/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rd | R0 (SP) to R15 |

(4) ADD src, src2, dest


| rs[3:0]/rs2[3:0]/rd[3:0] | src/src2/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | $\mathrm{Rs} / \mathrm{Rs} 2 / \mathrm{Rd}$ | $\mathrm{R0}(\mathrm{SP})$ to R15 |

## AND

## Code Size

| Syntax |  | src | src2 | dest | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (1) AND | src, dest | \#UIMM:4 | - | Rd | 2 |
| (2) AND | src, dest | \#SIMM:8 | - | Rd | 3 |
|  |  | \#SIMM:16 | - | Rd | 4 |
|  |  | \#SIMM:24 | - | Rd | 5 |
|  |  | \#IMM:32 | - | Rd | 6 |
| (3) AND | src, dest | Rs | - | Rd | 2 |
|  |  | [Rs].memex | - | Rd | $\begin{aligned} & 2 \text { (memex == UB) } \\ & 3 \text { (memex != UB) } \end{aligned}$ |
|  |  | dsp:8[Rs].memex | - | Rd | $\begin{aligned} & 3 \text { (memex == UB) } \\ & 4 \text { (memex != UB) } \end{aligned}$ |
|  |  | dsp:16[Rs].memex | - | Rd | $\begin{aligned} & 4 \text { (memex == UB) } \\ & 5 \text { (memex != UB) } \end{aligned}$ |
| (4) AND | src, src2, dest | Rs | Rs2 | Rd | 3 |

(1) AND src, dest
b7

|  | b0 7 | b0 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | imm[3:0] |
| rd[3:0] |  |  |  |  |  |  |  |  |


| imm[3:0] | src |  |
| :--- | :--- | :--- |
| 0000b to 1111b | \#UIMM:4 | 0 to 15 |


| rd[3:0] | dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rd | R0 (SP) to R15 |

(2) AND src, dest



| li[1:0] | src |
| :--- | :--- |
| 01b | \#SIMM:8 |
| 10b | \#SIMM:16 |
| 11b | \#SIMM:24 |
| 00b | \#IMM:32 |


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000b to 1111b | Rd | $R 0(S P)$ to R15 |

(3) AND src, dest

When memex == UB or src == Rs


When memex != UB


| mi[1:0] | memex |
| :--- | :--- |
| 00b | B |
| 01b | W |
| 10 b | L |
| 11 b | UW |$\quad$| Id[1:0] | src |
| :--- | :--- |
| 11b | Rs |
| OOb | $[\mathrm{Rs}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rs}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rs}]$ |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111 b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{RO}(\mathrm{SP})$ to R 15 |

(4) AND src, src2, dest


| rs[3:0]/rs2[3:0]/rd[3:0] | src/src2/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rs2/Rd | R0 (SP) to R15 |

## Code Size

| Syntax |  | src | dest | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
| (1) BCLR | src, dest | \#IMM:3 | [Rd].B | 2 |
|  |  | \#IMM:3 | dsp:8[Rd].B | 3 |
|  |  | \#IMM:3 | dsp:16[Rd].B | 4 |
| (2) BCLR | src, dest | Rs | [Rd].B | 3 |
|  |  | Rs | dsp:8[Rd].B | 4 |
|  |  | Rs | dsp:16[Rd].B | 5 |
| (3) BCLR | src, dest | \#IMM:5 | Rd | 2 |
| (4) BCLR | src, dest | Rs | Rd | 3 |

(1) BCLR src, dest


| Id[1:0] | dest |
| :--- | :--- |
| 00 b | $[\mathrm{Rd}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rd}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rd}]$ |


| rd[3:0] | dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | $R d$ | $R 0(S P)$ to R15 |


| imm[2:0] | src |  |
| :--- | :--- | :--- |
| 000b to 111b | \#IMM:3 | 0 to 7 |

(2) BCLR src, dest


| Id[1:0] | dest |
| :--- | :--- |
| 00 b | $[\mathrm{Rd}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rd}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rd}]$ |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rd | R0 (SP) to R15 |

(3) BCLR src, dest
b7

| 0 | b0 b7 | b0 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 1 | 1 | 0 | 1 | imm[4:0] |


| imm[4:0] | Src |  |
| :--- | :--- | :--- |
| 00000b to 11111b | \#IMM:5 | 0 to 31 |


| rd[3:0] | dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rd | R0 (SP) to R15 |

(4) BCLR src, dest


| $\operatorname{ld}[1: 0]$ | dest |
| :--- | :--- |
| 11 b | Rd |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{R0}(\mathrm{SP})$ to R 15 |

## Code Size

| Syntax | src | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- |
| (1) BCnd.S | src | pcdsp:3 | 1 |
| (2) BCnd.B | src | pcdsp:8 | 2 |
| (3) BCnd.W | src | pcdsp:16 | 3 |

(1) BCnd.S src


Note: * dsp[2:0] specifies pcdsp:3 = src.

| cd | BCnd |
| :--- | :--- |
| 0 b | $\mathrm{BEQ}, \mathrm{BZ}$ |
| 1 b | $\mathrm{BNE}, \mathrm{BNZ}$ |


| dsp[2:0] | Branch Distance |
| :--- | :--- |
| 011b | 3 |
| 100b | 4 |
| 101b | 5 |
| 110b | 6 |
| $111 b$ | 7 |
| $000 b$ | 8 |
| 001b | 9 |
| 010b | 10 |

(2) BCnd.B src


SrC
pcdsp: $8^{*}$

Note: * Address indicated by pcdsp:8 = src minus the address of the instruction

| cd[3:0] | BCnd | cd[3:0] | BCnd |
| :--- | :--- | :--- | :--- |
| 0000b | BEQ, BZ | 1000 b | BGE |
| 0001b | BNE, BNZ | 1001 b | BLT |
| 0010b | BGEU, BC | 1010 b | BGT |
| 0011b | BLTU, BNC | 1011 b | BLE |
| 0100b | BGTU | 1100 b | BO |
| 0101b | BLEU | 1101 b | BNO |
| 0110b | BPZ | 1110 b | BRA.B |
| 0111b | BN | 1111 b | Reserved |

(3) BCnd.W src
b7

|  | b0 |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | 1 | 1 | 0 | 1 | cd | $\qquad$

Note: * Address indicated by pcdsp:16 = src minus the address of the instruction

| cd | BCnd |
| :--- | :--- |
| Ob | BEQ, BZ |
| 1b | BNE, BNZ |

## Code Size

| Syntax |  | src | dest | Code Size (Byte) |
| :--- | :--- | :--- | :--- | :--- |
| (1) BMCnd | src, dest | \#IMM:3 | $[R d] . B$ | 3 |
|  |  | $\# \mathrm{MM}: 3$ | $\mathrm{dsp}: 8[\mathrm{Rd}] . \mathrm{B}$ | 4 |
|  |  | \#IMM:3 | $\mathrm{dsp:16[Rd].B}$ | 5 |
| (2) BMCnd | src, dest | \#IMM:5 | Rd | 3 |

(1) BMCnd src, dest


| imm[2:0] | src |  |
| :--- | :--- | :--- |
| O00b to 111b | $\# \mathrm{IMM}: 3$ | 0 to 7 |


| Id[1:0] | dest |
| :--- | :--- |
| 00 b | $[\mathrm{Rd}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rd}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rd}]$ |


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| O000b to 1111b | Rd | $\mathrm{R0}(\mathrm{SP})$ to $\mathrm{R15}$ |


| cd[3:0] | BMCnd | cd[3:0] | BMCnd |
| :--- | :--- | :--- | :--- |
| 0000b | BMEQ, BMZ | 1000 b | BMGE |
| 0001b | BMNE, BMNZ | 1001 b | BMLT |
| 0010b | BMGEU, BMC | 1010 b | BMGT |
| 0011b | BMLTU, BMNC | 1011 b | BMLE |
| 0100b | BMGTU | 1100 b | BMO |
| 0101b | BMLEU | 1101 b | BMNO |
| 0110b | BMPZ | 1110 b | Reserved |
| 0111b | BMN | 1111 b | Reserved |

(2) BMCnd src, dest


| imm[4:0] | src |  |
| :--- | :--- | :--- |
| 00000b to 11111b | \#IMM:5 | 0 to 31 |


| cd[3:0] | BMCnd | cd[3:0] | BMCnd |
| :--- | :--- | :--- | :--- |
| 0000b | BMEQ, BMZ | 1000b | BMGE |
| 0001b | BMNE, BMNZ | 1001 b | BMLT |
| 0010b | BMGEU, BMC | 1010 b | BMGT |
| 0011b | BMLTU, BMNC | 1011 b | BMLE |
| 0100b | BMGTU | 1100 b | BMO |
| 0101b | BMLEU | 1101 b | BMNO |
| 0110b | BMPZ | 1110 b | Reserved |
| 0111b | BMN | 1111 b | Reserved |


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000b to 1111b | Rd | R0 (SP) to R15 |

## Code Size

| Syntax |  | src | dest | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
| (1) BNOT | src, dest | \#IMM:3 | [Rd].B | 3 |
|  |  | \#IMM:3 | dsp:8[Rd].B | 4 |
|  |  | \#IMM:3 | dsp:16[Rd].B | 5 |
| (2) BNOT | src, dest | Rs | [Rd].B | 3 |
|  |  | Rs | dsp:8[Rd].B | 4 |
|  |  | Rs | dsp:16[Rd].B | 5 |
| (3) BNOT | src, dest | \#IMM:5 | Rd | 3 |
| (4) BNOT | src, dest | Rs | Rd | 3 |

(1) BNOT src, dest


| imm[2:0] | src |  |
| :--- | :--- | :--- |
| 000b to 111b | \#IMM:3 | 0 to 7 |


| Id[1:0] | dest |
| :--- | :--- |
| 00 b | $[\mathrm{Rd}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rd}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rd}]$ |


| rd[3:0] | dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rd | $R 0(S P)$ to R15 |

(2) BNOT src, dest


| Id[1:0] | dest |
| :--- | :--- |
| 00 b | $[\mathrm{Rd}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rd}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rd}]$ |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000 b to 1111b | Rs/Rd | R0 (SP) to R15 |

(3) BNOT src, dest


| imm[4:0] | src |  | rd[3:0] |  | dest |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 00000b to 11111b | \#IMM:5 | 0 to 31 | 0000b to 1111b | Rd | R0 (SP) to R15 |

(4) BNOT src, dest


| $\operatorname{Id}[1: 0]$ | dest |
| :--- | :--- |
| 11 b | Rd |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{R0}(\mathrm{SP})$ to R15 |

## BRA

## Code Size

\left.| Syntax | src | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- |
| (1) | BRA.S | src | pcdsp:3 |$\right] 1$

(1) BRA.S src


Note: * dsp[2:0] specifies pcdsp:3 = src.

| dsp[2:0] | Branch Distance |
| :--- | :--- |
| 011b | 3 |
| 100 b | 4 |
| 101 b | 5 |
| 110 b | 6 |
| 111 b | 7 |
| 000 b | 8 |
| 001b | 9 |
| 010 b | 10 |

(2) BRA.B src


Note: * Address indicated by pcdsp:8 = src minus the address of the instruction
(3) BRA.W src


Note: * Address indicated by pcdsp:16 = src minus the address of the instruction
(4) BRA.A src


Note: * Address indicated by pcdsp:24 = src minus the address of the instruction
(5) BRA.L src


| rs[3:0] | src |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs | R0 (SP) to R15 |

## BRK

Code Size
Syntax Code Size (Byte)
(1) BRK 1
(1) BRK

| b7 |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

## BSET

Code Size

| Syntax |  |  | src | dest | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (1) | BSET | src, dest | \#IMM:3 | [Rd].B | 2 |
|  |  |  | \#IMM:3 | dsp:8[Rd].B | 3 |
|  |  |  | \#IMM:3 | dsp:16[Rd].B | 4 |
| (2) | BSET | src, dest | Rs | [Rd].B | 3 |
|  |  |  | Rs | dsp:8[Rd].B | 4 |
|  |  |  | Rs | dsp:16[Rd].B | 5 |
| (3) | BSET | src, dest | \#IMM:5 | Rd | 2 |
| (4) | BSET | src, dest | Rs | Rd | 3 |

(1) BSET src, dest


| Id[1:0] | dest |
| :--- | :--- |
| 00 b | $[\mathrm{Rd}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rd}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rd}]$ |


| rd[3:0] | dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rd | $\mathrm{RO}(\mathrm{SP})$ to R 15 |


| imm[2:0] | src |  |
| :--- | :--- | :--- |
| 000b to 111b | $\# \mathrm{IMM}: 3$ | 0 to 7 |

(2) BSET src, dest



| Id[1:0] | dest |
| :--- | :--- |
| 00 b | $[\mathrm{Rd}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rd}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rd}]$ |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :---: |
| 0000b to 1111b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{R0}(\mathrm{SP})$ to R 15 |

(3) BSET src, dest

| b7 | b0 b7 | b0 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 1 | 1 | 0 | 0 | imm[4:0] | $\operatorname{rd}[3: 0]$ |


| imm[4:0] | src |  | rd[3:0] |  | dest |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 00000b to 11111b | $\#$ IMM:5 | 0 to 31 | 0000b to 1111b $R d$ | $R 0$ (SP) to R15 |  |  |

(4) BSET src, dest


| $\operatorname{ld}[1: 0]$ | dest |
| :--- | :--- |
| 11 b | Rd |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| O000b to 1111b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{R0}(\mathrm{SP})$ to R15 |

## BSR

## Code Size

| Syntax | src | Code Size (Byte) |
| :--- | :--- | :--- |
| (1) | BSR.W | src |
| (2) | BSR.A | src |

(1) BSR.W src


Note: * Address indicated by pcdsp:16 = src minus the address of the instruction
(2) BSR.A src


Note: * Address indicated by pcdsp:24 = src minus the address of the instruction
(3) BSR.L src


| rs[3:0] | src |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs | R0 (SP) to R15 |

## BTST

Code Size

| Syntax |  | src | src2 | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
| (1) BTST | src, src2 | \#IMM:3 | [Rs].B | 2 |
|  |  | \#IMM:3 | dsp:8[Rs].B | 3 |
|  |  | \#IMM:3 | dsp:16[Rs].B | 4 |
| (2) BTST | src, src2 | Rs | [Rs2].B | 3 |
|  |  | Rs | dsp:8[Rs2].B | 4 |
|  |  | Rs | dsp:16[Rs2].B | 5 |
| (3) BTST | src, src2 | \#IMM:5 | Rs | 2 |
| (4) BTST | src, src2 | Rs | Rs2 | 3 |

(1) BTST src, src2


| Id[1:0] | src2 |
| :--- | :--- |
| 00 b | $[\mathrm{Rs}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rs}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rs}]$ |


| rs[3:0] | src2 |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs | R0 (SP) to R15 |


| imm[2:0] | src |  |
| :--- | :--- | :--- |
| 000b to 111b | $\# \mathrm{IMM}: 3$ | 0 to 7 |

(2) BTST src, src2


| Id[1:0] | src2 |
| :--- | :--- |
| 00b | $[\mathrm{Rs} 2]$ |
| 01b | dsp:8[Rs2] |
| 10b | dsp:16[Rs2] |


| rs[3:0]/rs2[3:0] | src/src2 |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rs2 | R0 (SP) to R15 |

(3) BTST src, src2
b7

| $c$ | b0 b7 | b0 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 1 | 1 | 1 | 0 | $\operatorname{imm}[4: 0]$ | $\mathrm{rs}[3: 0]$ |


| imm[4:0] | src |  |
| :--- | :--- | :--- |
| 00000 b to 11111b | \#IMM:5 | 0 to 31 |


| rs[3:0] | src2 |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs | R0 (SP) to R15 |

(4) BTST src, src2


| $\operatorname{Id}[1: 0]$ | src2 |
| :--- | :--- |
| 11 b | Rs2 |


| rs[3:0]/rs2[3:0] | src/src2 |  |
| :--- | :--- | :--- |
| O000b to 1111b | Rs/Rs2 | R0 (SP) to R15 |

## CLRPSW

Code Size

| Syntax | dest | Code Size (Byte) |
| :--- | :--- | :--- |
| (1) CLRPSW dest | flag | 2 |

(1) CLRPSW dest


| cb[3:0] | dest |  |
| :---: | :---: | :---: |
| 0000b | flag | C |
| 0001b |  | Z |
| 0010b |  | S |
| 0011b |  | 0 |
| 0100b |  | Reserved |
| 0101b |  | Reserved |
| 0110b |  | Reserved |
| 0111b |  | Reserved |
| 1000b |  | 1 |
| 1001b |  | U |
| 1010b |  | Reserved |
| 1011b |  | Reserved |
| 1100b |  | Reserved |
| 1101b |  | Reserved |
| 1110b |  | Reserved |
| 1111b |  | Reserved |

## CMP

Code Size

| Syntax |  |  | src | src2 | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (1) | CMP | src, src2 | \#UIMM:4 | Rs | 2 |
| (2) | CMP | src, src2 | \#UIMM:8 | Rs | 3 |
| (3) | CMP | src, src2 | \#SIMM:8 | Rs | 3 |
|  |  |  | \#SIMM:16 | Rs | 4 |
|  |  |  | \#SIMM:24 | Rs | 5 |
|  |  |  | \#IMM:32 | Rs | 6 |
| (4) | CMP | src, src2 | Rs | Rs2 | 2 |
|  |  |  | [Rs].memex | Rs2 | $\begin{aligned} & 2 \text { (memex == UB) } \\ & 3 \text { (memex != UB) } \end{aligned}$ |
|  |  |  | dsp:8[Rs].memex | Rs2 | $\begin{aligned} & 3 \text { (memex == UB) } \\ & 4 \text { (memex != UB) } \end{aligned}$ |
|  |  |  | dsp:16[Rs].memex | Rs2 | $\begin{aligned} & 4 \text { (memex == UB) } \\ & 5 \text { (memex != UB) } \end{aligned}$ |

(1) CMP src, src2


| imm[3:0] | src |  |
| :--- | :--- | :--- |
| 0000b to 1111b | \#UIMM:4 | 0 to 15 |


| rs2[3:0] | src2 |  |
| :--- | :--- | :---: |
| 0000b to 1111b | Rs | R0 (SP) to R15 |

(2) CMP src, src2


| rs2[3:0] | src2 |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs | R0 (SP) to R15 |

(3) CMP src, src2


| li[1:0] | src |
| :--- | :--- |
| 01b | \#SIMM:8 |
| 10b | \#SIMM:16 |
| 11b | \#SIMM:24 |
| 00b | \#IMM:32 |


| rs2[3:0] | src2 |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs | R0 (SP) to R15 |

(4) CMP src, src2

When memex $==$ UB or src $==$ Rs


When memex != UB

| b7 |  | memex |  |  |  | b0 b7 |  |  | b0 b7 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | mi[1:0] | 0 | 0 | 0 | 1 | Id[1:0] | rs[3:0] | rd[3:0] |



| mi[1:0] | memex |
| :--- | :--- |
| 00b | B |
| 01b | W |
| 10 b | L |
| 11 b | UW |


| Id[1:0] | src |
| :--- | :--- |
| 11 b | Rs |
| 00 b | $[\mathrm{Rs}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rs}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rs}]$ |


| rs[3:0]/rs2[3:0] | src/src2 |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rs2 | R0 (SP) to R15 |

Code Size

| Syntax |  | src | dest | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
| (1) DIV | src, dest | \#SIMM:8 | Rd | 4 |
|  |  | \#SIMM:16 | Rd | 5 |
|  |  | \#SIMM:24 | Rd | 6 |
|  |  | \#IMM:32 | Rd | 7 |
| (2) DIV | src, dest | Rs | Rd | 3 |
|  |  | [Rs].memex | Rd | $\begin{aligned} & 3 \text { (memex == UB) } \\ & 4 \text { (memex != UB) } \end{aligned}$ |
|  |  | dsp:8[Rs].memex | Rd | $\begin{aligned} & 4 \text { (memex == UB) } \\ & 5 \text { (memex != UB) } \end{aligned}$ |
|  |  | dsp:16[Rs].memex | Rd | $\begin{aligned} & 5(\text { memex }==\text { UB }) \\ & 6 \text { (memex != UB) } \end{aligned}$ |

(1) DIV src, dest


| li[1:0] | src |
| :--- | :--- |
| 01b | \#SIMM:8 |
| 10 b | \#SIMM:16 |
| 11 b | \#SIMM:24 |
| 00 b | $\#$ IMM:32 |


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000b to 1111b | Rd | $R 0(S P)$ to R 15 |

(2) DIV src, dest

When memex $==\mathrm{UB}$ or $\mathrm{src}==\mathrm{Rs}$


When memex != UB


| mi[1:0] | memex |
| :--- | :--- |
| 00 b | B |
| 01 b | W |
| 10 b | L |
| 11 b | UW |$\quad$| Id[1:0] | src |
| :--- | :--- |
| 11 b | Rs |
| 00 b | $[\mathrm{Rs}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rs}]$ |
| 10 b | $\mathrm{dsp:16[Rs]}$ |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :---: |
| 0000b to 1111b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{R0}(\mathrm{SP})$ to R 15 |

## Code Size

| Syntax |  | src | dest | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
| (1) DIVU | src, dest | \#SIMM:8 | Rd | 4 |
|  |  | \#SIMM:16 | Rd | 5 |
|  |  | \#SIMM:24 | Rd | 6 |
|  |  | \#IMM:32 | Rd | 7 |
| (2) DIVU | src, dest | Rs | Rd | 3 |
|  |  | [Rs].memex | Rd | $\begin{aligned} & 3 \text { (memex == UB) } \\ & 4 \text { (memex != UB) } \end{aligned}$ |
|  |  | dsp:8[Rs].memex | Rd | $\begin{aligned} & 4 \text { (memex == UB) } \\ & 5 \text { (memex != UB) } \end{aligned}$ |
|  |  | dsp:16[Rs].memex | Rd | $\begin{aligned} & 5 \text { (memex == UB) } \\ & 6 \text { (memex != UB) } \end{aligned}$ |

(1) DIVU src, dest


| li[1:0] | src |
| :--- | :--- |
| 01b | \#SIMM:8 |
| 10b | \#SIMM:16 |
| 11b | \#SIMM:24 |
| 00b | \#IMM:32 |


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000b to 1111b | Rd | $\mathrm{R0}(\mathrm{SP})$ to R15 |

## (2) DIVU src, dest

When memex $==$ UB or src $==$ Rs


| $\mathrm{ld}[1: 0]$ | src |
| :---: | :---: |
| / 11b | None |
| 00b | None |
| 01b | dsp:8 |
| 10b | dsp:16 |

When memex != UB



| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :---: |
| 0000 b to 1111 b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{RO}(\mathrm{SP})$ to R15 |

## EMACA

## Code Size

| Syntax | src | dest2 | Adest | Code Size (Byte) |
| :--- | :--- | :--- | :--- | :--- |
| $(1)$ EMACA | src, src2, Adest | Rs | Rs2 | A0, A1 |

(1) EMACA
src, src2, Adest


| a | Adest |
| :--- | :--- |
| Ob | A0 |
| 1b | A1 |$\quad$| rs[3:0]/rs2[3:0] | src/src2 |  |
| :--- | :--- | :--- |
| O000b to 1111b | Rs/Rs2 | R0 (SP) to R15 |

## EMSBA

EMSBA

Code Size

| Syntax | src | dest2 | Adest | Code Size (Byte) |
| :--- | :--- | :--- | :--- | :--- |
| $(1)$ EMSBA | src, src2, Adest | Rs | Rs2 | A0, A1 |

(1) EMSBA src, src2, Adest


| a | Adest |
| :--- | :--- |
| Ob | A 0 |
| Ab | A 1 |


| rs[3:0]/rs2[3:0] | src/src2 |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rs2 | R0 (SP) to R15 |

## EMUL

EMUL
Code Size

| Syntax |  | src | dest | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
| (1) EMUL | src, dest | \#SIMM:8 | Rd | 4 |
|  |  | \#SIMM:16 | Rd | 5 |
|  |  | \#SIMM:24 | Rd | 6 |
|  |  | \#IMM:32 | Rd | 7 |
| (2) EMUL | src, dest | Rs | Rd | 3 |
|  |  | [Rs].memex | Rd | $\begin{aligned} & 3 \text { (memex == UB) } \\ & 4 \text { (memex != UB) } \end{aligned}$ |
|  |  | dsp:8[Rs].memex | Rd | $\begin{aligned} & 4 \text { (memex == UB) } \\ & 5 \text { (memex != UB) } \end{aligned}$ |
|  |  | dsp:16[Rs].memex | Rd | $\begin{aligned} & 5 \text { (memex == UB) } \\ & 6 \text { (memex != UB) } \end{aligned}$ |

(1) EMUL src, dest


| li[1:0] | src |
| :--- | :--- |
| 01b | \#SIMM:8 |
| 10b | \#SIMM:16 |
| 11b | \#SIMM:24 |
| 00b | \#IMM:32 |


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000b to 1110b | Rd | $\mathrm{R0}(\mathrm{SP})$ to R14 |

(2) EMUL src, dest

When memex $==$ UB or src $==$ Rs


| $\mathrm{ld}[1: 0]$ | src |
| :---: | :---: |
| / 11b | None |
| 00b | None |
| 01b | dsp:8 |
| 10b | dsp:16 |

When memex != UB


| mi[1:0] | memex | Id[1:0] | src | rs[3:0] | src |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00b | B | 11b | Rs | 0000b to 1111b | Rs | R0 (SP) to R15 |
| 01b | W | 00b | [Rs] |  |  |  |
| 10b | L | 01b | dsp:8[Rs] | rd[3:0] |  | dest |
| 11b | UW | 10b | dsp:16[Rs] | 0000b to 1110b | Rd | R0 (SP) to R14 |

## EMULA

## Code Size

| Syntax | src | dest2 | Adest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| (1) EMULA | src, src2, Adest | Rs | Rs2 | A0, A1 | 3 |

## (1) EMULA src, src2, Adest



| a | Adest |
| :--- | :--- |
| Ob | A0 |
| rs[3:0]/rs2[3:0] | src/src2 |
| 0000b to 1111b | Rs/Rs2 |

## Code Size

| Syntax | src | dest | Code Size (Byte) |
| :---: | :---: | :---: | :---: |
| (1) EMULU src, dest | \#SIMM:8 | Rd | 4 |
|  | \#SIMM:16 | Rd | 5 |
|  | \#SIMM:24 | Rd | 6 |
|  | \#IMM:32 | Rd | 7 |
| (2) EMULU src, dest | Rs | Rd | 3 |
|  | [Rs].memex | Rd | $\begin{aligned} & 3 \text { (memex == UB) } \\ & 4 \text { (memex != UB) } \end{aligned}$ |
|  | dsp:8[Rs].memex | Rd | $\begin{aligned} & 4 \text { (memex == UB) } \\ & 5 \text { (memex != UB) } \end{aligned}$ |
|  | dsp:16[Rs].memex | Rd | $\begin{aligned} & 5(\text { memex }==\text { UB }) \\ & 6 \text { (memex != UB) } \end{aligned}$ |

(1) EMULU src, dest



| li[1:0] | src |
| :--- | :--- |
| 01b | \#SIMM:8 |
| 10b | \#SIMM:16 |
| 11b | \#SIMM:24 |
| 00b | \#IMM:32 |


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000b to 1110b | Rd | $R 0(S P)$ to R14 |

## (2) EMULU src, dest

When memex $==\mathrm{UB}$ or $\mathrm{src}==\mathrm{Rs}$



When memex != UB


| mi[1:0] | memex | Id[1:0] | src | rs[3:0] |  | src |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00b | B | 11b | Rs | 0000b to 1111b | Rs | R0 (SP) to R15 |
| 01b | W | 00b | [Rs] |  |  |  |
| 10b | L | 01b | dsp:8[Rs] | rd[3:0] |  | dest |
| 11b | UW | 10b | dsp:16[Rs] | 0000b to 1110b | Rd | R0 (SP) to R14 |

## Code Size

| Syntax |  | src | src2 | dest | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (1) FADD | src, dest | \#IMM:32 | - | Rd | 7 |
| (2) FADD | src, dest | Rs | - | Rd | 3 |
|  |  | [Rs].L | - | Rd | 3 |
|  |  | dsp:8[Rs].L | - | Rd | 4 |
|  |  | dsp:16[Rs].L | - | Rd | 5 |
| (3) FADD | src, src2, dest | Rs | Rs2 | Rd | 3 |

(1) FADD src, dest

| b7 |  |  |  |  |  |  |  |  | b7 |  |  |  |  |  |  | b0 | b7 |  |  |  |  | b0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | rd[3:0] |  |


| \#IMM:32 |
| :---: |


| rd[3:0] | dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rd | R0 (SP) to R15 |

## (2) FADD src, dest



| Id[1:0] | src |
| :--- | :--- |
| 11 b | Rs |
| 00 b | $[\mathrm{Rs}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rs}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rs}]$ |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{R0}$ (SP) to R15 |

(3) FADD src, src2, dest


| rs[3:0]/rs2[3:0]/rd[3:0] | src/src2/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rs2/Rd | R0 (SP) to R15 |

## Code Size

| Syntax | src | src2 | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- |
| (1) | FCMP | src, src2 | \#IMM:32 | Rs |
| (2) | FCMP | src, src2 | Rs | Rs2 |
|  |  | [Rs].L | Rs2 | 3 |
|  |  | dsp:8[Rs].L | Rs2 | 3 |
|  |  | dsp:16[Rs].L | Rs2 | 4 |

(1) FCMP src, src2


| SrC |
| :---: |
| IMM:32 |


| rs[3:0] | src2 |  |
| :--- | :--- | :---: |
| 0000b to 1111b | Rs | R0 (SP) to R15 |

(2) FCMP src, src2


| Id[1:0] | src |
| :--- | :--- |
| 11 b | Rs |
| 00 b | $[\mathrm{Rs}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rs}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rs}]$ |


| rs[3:0]/rs2[3:0] | src/src2 |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rs2 | R0 (SP) to R15 |

## Code Size

| Syntax |  | src | dest | Code Size (Byte) |
| :--- | :--- | :--- | :--- | :--- |
| (1) FDIV | src, dest | $\# I M M: 32$ | Rd | 7 |
| (2) FDIV | src, dest | Rs | Rd | 3 |
|  |  | $[\mathrm{Rs}] . \mathrm{L}$ | Rd | 3 |
|  |  | $\mathrm{dsp:8[Rs].L}$ | Rd | 4 |

(1) FDIV src, dest


| \#IMM:32 |
| :---: |


| rd[3:0] | dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rd | R0 (SP) to R15 |

(2) FDIV src, dest


| Id[1:0] | src |
| :--- | :--- |
| 11 b | Rs |
| 00 b | $[\mathrm{Rs}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rs}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rs}]$ |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111 b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{R0}(\mathrm{SP})$ to R 15 |

## Code Size

| Syntax | src | src2 | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| (1) | FMUL | src, dest | $\#$ IMM:32 | - | $R d$ |
| (2) | FMUL | src, dest | Rs | - | $R d$ |
|  |  |  | $[R s] . L$ | $R d$ | 3 |
|  |  |  | dsp:8[Rs].L | - | $R d$ |

(1) FMUL src, dest


| $c \mid$ |
| :---: |
| \#IMM:32 |


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000b to 1111b | Rd | R0 (SP) to R15 |

(2) FMUL src, dest


| Id[1:0] | src |
| :--- | :--- |
| 11 b | Rs |
| 00 b | $[\mathrm{Rs}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rs}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rs}]$ |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{R0}$ (SP) to R15 |

(3) FMUL src, src2, dest


| rs[3:0]/rs2[3:0]/rd[3:0] | src/src2/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rs2/Rd | R0 (SP) to R15 |

## FSQRT

## Code Size

| Syntax | src | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- |
| FSQRT | src, dest | Rs | Rd | 3 |
|  |  | $[R s] . \mathrm{L}$ | Rd | 3 |
|  |  | $\mathrm{dsp}: 8[\mathrm{Rs}] . \mathrm{L}$ | Rd | 4 |
|  | $\mathrm{dsp}: 16[\mathrm{Rs}] . \mathrm{L}$ | Rd | 5 |  |

(1) FSQRT src, dest


| Id[1:0] | src |
| :--- | :--- |
| 11 b | Rs |
| 00 b | $[\mathrm{Rs}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rs}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rs}]$ |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rd | R0 (SP) to R15 |

## Code Size

| Syntax |  | src | src2 | dest | Code Size (Byte) |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $(1)$ | FSUB | src, dest | $\# I M M: 32$ | - | $R d$ |
| (2) | FSUB | src, dest | $R s$ | - | $R d$ |
|  |  | $[R s] . L$ | - | $R d$ | 3 |
|  |  | dsp:8[Rs].L | - | $R d$ | 3 |
|  |  | dsp:16[Rs].L | - | $R d$ | 4 |
| (3) | FSUB | src, src2, dest | $R s$ | $R s 2$ | $R d$ |

(1) FSUB src, dest


| SrC |
| :---: |
| \#IMM:32 |


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000b to 1111b | Rd | R0 (SP) to R15 |

(2) FSUB src, dest


| Id[1:0] | src |
| :--- | :--- |
| 11 b | Rs |
| 00 b | $[\mathrm{Rs}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rs}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rs}]$ |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111 b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{RO}(\mathrm{SP})$ to R 15 |

## (3) FSUB src, src2, dest



| rs[3:0]/rs2[3:0]/rd[3:0] | src/src2/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rs2/Rd | R0 (SP) to R15 |

FTOI

## Code Size

| Syntax | src | dest | Code Size (Byte) |
| :---: | :---: | :---: | :---: |
| (1) FTOI | Rs | Rd | 3 |
|  | [Rs].L | Rd | 3 |
|  | dsp:8[Rs].L | Rd | 4 |
|  | dsp:16[Rs].L | Rd | 5 |

(1) FTOI src, dest



| Id[1:0] | src |
| :--- | :--- |
| 11 b | Rs |
| 00 b | $[\mathrm{Rs}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rs}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rs}]$ |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{R0}(\mathrm{SP})$ to R 15 |

FTOU
Code Size

| Syntax | src | dest | Code Size (Byte) |
| :---: | :---: | :---: | :---: |
| FTOU src, dest | Rs | Rd | 3 |
|  | [Rs].L | Rd | 3 |
|  | dsp:8[Rs].L | Rd | 4 |
|  | dsp:16[Rs].L | Rd | 5 |

(1) FTOU src, dest


| Id[1:0] | src |
| :--- | :--- |
| 11 b | Rs |
| 00 b | $[\mathrm{Rs}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rs}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rs}]$ |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000 b to 1111b | Rs/Rd | $\mathrm{RO}(\mathrm{SP})$ to R15 |

Code Size

| Syntax | src | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- |
| (1) INT | src | $\# \mathrm{MM}: 8$ | 3 |

(1) INT src

| b7 | b0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |

$\qquad$

## ITOF

Code Size

| Syntax | src | dest | Code Size (Byte) |
| :---: | :---: | :---: | :---: |
| (1) ITOF | Rs | Rd | 3 |
|  | [Rs].memex | Rd | $\begin{aligned} & 3 \text { (memex == UB) } \\ & 4 \text { (memex != UB) } \end{aligned}$ |
|  | dsp:8[Rs].memex | Rd | $\begin{aligned} & 4 \text { (memex == UB) } \\ & 5 \text { (memex != UB) } \end{aligned}$ |
|  | dsp:16[Rs].memex | Rd | $\begin{aligned} & 5(\text { memex == UB) } \\ & 6 \text { (memex != UB) } \end{aligned}$ |

(1) ITOF src, dest

When memex $==$ UB or src $==$ Rs

|  | b7 | b0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | $\operatorname{ld}[1: 0]$ | $\mathrm{rs}[3: 0]$ | $\mathrm{rd}[3: 0]$ |


| $\operatorname{Id}[1: 0]$ | Src |
| :--- | :--- | :--- |
| $\left(\begin{array}{ll}11 \mathrm{~b} & \text { None } \\ 00 b & \text { None } \\ 01 b & \text { dsp:8 } \\ 10 b & \text { dsp:16 }\end{array}\right)$ |  |

When memex != UB

$\operatorname{ld}[1: 0]$
$\left.\begin{array}{cl}11 \mathrm{~b} & \text { None } \\ 00 \mathrm{~b} & \text { None } \\ 01 \mathrm{~b} & \text { dsp:8 } \\ 10 \mathrm{~b} & \text { dsp:16 } \\ & \end{array}\right)$

| mi[1:0] | memex |
| :--- | :--- |
| 00 b | B |
| 01 b | W |
| 10 b | L |
| 11 b | UW |$\quad$| $\mathrm{Id}[1: 0]$ | src |
| :--- | :--- | :--- |
| 11 b | Rs |
| 00 b | $[\mathrm{Rs}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rs}]$ |
| 10 b | $\mathrm{dsp:16[Rs}]$ |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{R0}(\mathrm{SP})$ to $\mathrm{R15}$ |

## JMP

Code Size

| Syntax | src | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- |
| (1) JMP | Src | Rs | 2 |

(1) JMP src


| rs[3:0] | src |  |
| :--- | :--- | :--- |
| 0000 b to 1111b | Rs | R0 (SP) to R15 |

JSR

## Code Size

| Syntax | src | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- |
| $(1)$ JSR | SrC | Rs | 2 |

(1) JSR src

| b7 |  |  |  |  |  |  |  | b7 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | rs[3:0] |


| rs[3:0] | src |  |
| :--- | :--- | :---: |
| 0000b to 1111b | Rs | R0 (SP) to R15 |

## MACHI

## Code Size

| Syntax | src | src2 | Adest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| (1) MACHI | src, src2, Adest | Rs | Rs2 | A0, A1 | 3 |

(1) MACHI src, src2, Adest


| a | Adest |
| :--- | :--- |
| Ob | A 0 |
| Ib | A 1 |


| rs[3:0]/rs2[3:0] | src/src2 |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rs2 | R0 (SP) to R15 |

## MACLH

## Code Size

| Syntax | src | src2 | Adest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| (1) MACLH | src, src2, Adest | Rs | Rs2 | A0, A1 | 3 |

(1) MACLH src, src2, Adest

|  |  |  |  |  |  |  |  | b0 | b7 |  |  |  |  |  |  | b0 |  |  | 00 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 |  | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | a | 1 | 1 | 0 | rs[3:0] | rs2[3:0] |  |


| a | Adest |
| :--- | :--- |
| Ob | A 0 |
| Ib | A 1 |


| rs[3:0]/rs2[3:0] | src/src2 |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rs2 | R0 (SP) to R15 |

## MACLO

## Code Size

| Syntax | src | src2 | Adest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| (1) MACLO | src, src2, Adest | Rs | Rs2 | A0, A1 | 3 |

(1) MACLO src, src2, Adest


| a | Adest |
| :--- | :--- |
| Ob | A 0 |
| Ib | A 1 |


| rs[3:0]/rs2[3:0] | src/src2 |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rs2 | R0 (SP) to R15 |

## MAX

## Code Size

| Syntax |  |  | src | dest | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (1) | MAX | src, dest | \#SIMM:8 | Rd | 4 |
|  |  |  | \#SIMM:16 | Rd | 5 |
|  |  |  | \#SIMM:24 | Rd | 6 |
|  |  |  | \#IMM:32 | Rd | 7 |
| (2) | MAX | src, dest | Rs | Rd | 3 |
|  |  |  | [Rs].memex | Rd | $\begin{aligned} & 3 \text { (memex == UB) } \\ & 4 \text { (memex != UB) } \end{aligned}$ |
|  |  |  | dsp:8[Rs].memex | Rd | $\begin{aligned} & 4(\text { memex }==\text { UB }) \\ & 5(\text { memex != UB }) \end{aligned}$ |
|  |  |  | dsp:16[Rs].memex | Rd | $\begin{aligned} & 5 \text { (memex }==\cup \cup B) \\ & 6 \text { (memex != UB) } \end{aligned}$ |

(1) MAX src, dest


| li[1:0] | src |
| :--- | :--- |
| 01b | \#SIMM:8 |
| 10b | \#SIMM:16 |
| 11b | \#SIMM:24 |
| 00b | $\#$ IMM:32 |


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000 b to 1111b | Rd | R0 (SP) to R15 |

(2) MAX src, dest

When memex $==\mathrm{UB}$ or $\mathrm{src}==\mathrm{Rs}$


When memex != UB


$\left(\right.$| Id[1:0] | src |
| :---: | :--- | :--- |
| 11b | None |
| $00 b$ | None |
| $01 b$ | dsp:8 |
| $10 b$ | dsp:16 |$)$


| mi[1:0] | memex |
| :--- | :--- |
| 00 b | B |
| 01b | W |
| 10 b | L |
| 11 b | UW |


| Id[1:0] | src |
| :--- | :--- |
| 11 b | Rs |
| 00b | $[\mathrm{Rs}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rs}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rs}]$ |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rd | R0 (SP) to R15 |

Code Size

| Syntax |  | src | dest | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
| (1) MIN | src, dest | \#SIMM:8 | Rd | 4 |
|  |  | \#SIMM:16 | Rd | 5 |
|  |  | \#SIMM:24 | Rd | 6 |
|  |  | \#IMM:32 | Rd | 7 |
| (2) MIN | src, dest | Rs | Rd | 3 |
|  |  | [Rs].memex | Rd | $\begin{aligned} & 3 \text { (memex == UB) } \\ & 4 \text { (memex != UB) } \end{aligned}$ |
|  |  | dsp:8[Rs].memex | Rd | $\begin{aligned} & 4 \text { (memex == UB) } \\ & 5 \text { (memex != UB) } \end{aligned}$ |
|  |  | dsp:16[Rs].memex | Rd | $\begin{aligned} & 5 \text { (memex == UB) } \\ & 6 \text { (memex != UB) } \end{aligned}$ |

(1) MIN src, dest


| li[1:0] | src |
| :--- | :--- |
| 01b | \#SIMM:8 |
| 10b | \#SIMM:16 |
| 11b | \#SIMM:24 |
| 00b | \#IMM:32 |


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000b to 1111b | Rd | $R 0(S P)$ to R15 |

(2) MIN src, dest

When memex $==\mathrm{UB}$ or src $==\mathrm{Rs}$



When memex != UB



| mi[1:0] | memex |
| :--- | :--- |
| 00b | B |
| 01b | W |
| 10 b | L |
| 11 b | UW |


| Id[1:0] | src |
| :--- | :--- |
| 11 b | Rs |
| 00 b | $[\mathrm{Rs}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rs}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rs}]$ |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| O000b to 1111b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{R0}(\mathrm{SP})$ to R 15 |

## MOV

## Code Size

| Syntax |  |  | Size | Processing Size src |  | dest | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (1) | MOV.size | src, dest | B/W/L | size | $\begin{aligned} & \text { Rs } \\ & \text { (Rs = R0 to R7) } \end{aligned}$ | $\begin{aligned} & \hline \mathrm{dsp}: 5[\mathrm{Rd}] \\ & (\mathrm{Rd}=\mathrm{R0} \text { to } \mathrm{R} 7) \end{aligned}$ | 2 |
| (2) | MOV.size | src, dest | B/W/L | L | $\begin{aligned} & \mathrm{dsp}: 5[\mathrm{Rs}] \\ & (\mathrm{Rs}=\mathrm{R0} \text { to } \mathrm{R} 7) \end{aligned}$ | $\begin{aligned} & \mathrm{Rd} \\ & (\mathrm{Rd}=\mathrm{R0} \text { to } \mathrm{R} 7) \end{aligned}$ | 2 |
| (3) | MOV.size | src, dest | L | L | \#UIMM:4 | Rd | 2 |
| (4) | MOV.size | src, dest | B | B | \#IMM:8 | $\begin{aligned} & \hline \mathrm{dsp:5[Rd]} \\ & (\mathrm{Rd}=\mathrm{RO} \text { to } 77) \end{aligned}$ | 3 |
|  |  |  | W/L | size | \#UIMM:8 | $\begin{aligned} & \mathrm{dsp}: 5[\mathrm{Rd}] \\ & (\mathrm{Rd}=\mathrm{R0} \text { to } \mathrm{R} 7) \end{aligned}$ | 3 |
| (5) | MOV.size | src, dest | L | L | \#UIMM:8 | Rd | 3 |
| (6) | MOV.size | src, dest | L | L | \#SIMM:8 | Rd | 3 |
|  |  |  | L | L | \#SIMM:16 | Rd | 4 |
|  |  |  | L | L | \#SIMM:24 | Rd | 5 |
|  |  |  | L | L | \#IMM:32 | Rd | 6 |
| (7) | MOV.size | src, dest | B/W | L | Rs | Rd | 2 |
|  |  |  | L | L | Rs | Rd | 2 |
| (8) | MOV.size | src, dest | B | B | \#IMM:8 | [Rd] | 3 |
|  |  |  | B | B | \#IMM:8 | dsp:8[Rd] | 4 |
|  |  |  | B | B | \#IMM:8 | dsp:16[Rd] | 5 |
|  |  |  | W | W | \#SIMM:8 | [Rd] | 3 |
|  |  |  | W | W | \#SIMM:8 | dsp:8[Rd] | 4 |
|  |  |  | W | W | \#SIMM:8 | dsp:16[Rd] | 5 |
|  |  |  | W | W | \#IMM:16 | [Rd] | 4 |
|  |  |  | W | W | \#IMM:16 | dsp:8[Rd] | 5 |
|  |  |  | W | W | \#IMM:16 | dsp:16[Rd] | 6 |
|  |  |  | L | L | \#SIMM:8 | [Rd] | 3 |
|  |  |  | L | L | \#SIMM:8 | dsp:8[Rd] | 4 |
|  |  |  | L | L | \#SIMM:8 | dsp:16 [Rd] | 5 |
|  |  |  | L | L | \#SIMM:16 | [Rd] | 4 |
|  |  |  | L | L | \#SIMM:16 | dsp:8[Rd] | 5 |
|  |  |  | L | L | \#SIMM:16 | dsp:16 [Rd] | 6 |
|  |  |  | L | L | \#SIMM:24 | [Rd] | 5 |
|  |  |  | L | L | \#SIMM:24 | dsp:8[Rd] | 6 |
|  |  |  | L | L | \#SIMM:24 | dsp:16 [Rd] | 7 |
|  |  |  | L | L | \#IMM:32 | [Rd] | 6 |
|  |  |  | L | L | \#IMM:32 | dsp:8[Rd] | 7 |
|  |  |  | L | L | \#IMM:32 | dsp:16 [Rd] | 8 |
| (9) | MOV.size | src, dest | B/W/L | L | [Rs] | Rd | 2 |
|  |  |  | B/W/L | L | dsp:8[Rs] | Rd | 3 |
|  |  |  | B/W/L | L | dsp:16[Rs] | Rd | 4 |
|  | MOV.size | src, dest | B/W/L | L | [Ri, Rb] | Rd | 3 |
| (11) | MOV.size | src, dest | B/W/L | size | Rs | [Rd] | 2 |
|  |  |  | B/W/L | size | Rs | dsp:8[Rd] | 3 |
|  |  |  | B/W/L | size | Rs | dsp:16[Rd] | 4 |


| Syntax | Size | Proc <br> Size | src | dest | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (12)MOV.size src, dest | B/W/L | size | Rs | [Ri, Rb] | 3 |
| (13)MOV.size src, dest | B/W/L | size | [Rs] | [Rd] | 2 |
|  | B/W/L | size | [Rs] | dsp:8[Rd] | 3 |
|  | B/W/L | size | [Rs] | dsp:16[Rd] | 4 |
|  | B/W/L | size | dsp:8[Rs] | [Rd] | 3 |
|  | B/W/L | size | dsp:8[Rs] | dsp:8[Rd] | 4 |
|  | B/W/L | size | dsp:8[Rs] | dsp:16[Rd] | 5 |
|  | B/W/L | size | dsp:16[Rs] | [Rd] | 4 |
|  | B/W/L | size | dsp:16[Rs] | dsp:8[Rd] | 5 |
|  | B/W/L | size | dsp:16[Rs] | dsp:16[Rd] | 6 |
| (14)MOV.size src, dest | B/W/L | size | Rs | [Rd+] | 3 |
|  | B/W/L | size | Rs | [-Rd] | 3 |
| (15)MOV.size src, dest | B/W/L | L | [Rs+] | Rd | 3 |
|  | B/W/L | L | [-Rs] | Rd | 3 |

(1) MOV.size src, dest


| sz[1:0] | Size |
| :--- | :--- |
| 00b | B |
| 01b | W |
| 10 b | L |


| dsp[4:0] | dsp:5 |
| :--- | :--- |
| 00000b to 11111b | 0 to 31 |


| rs[2:0]/rd[2:0] | src/dest |  |
| :--- | :--- | :--- |
| 000b to 111b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{R0}(\mathrm{SP})$ to R7 |

(2) MOV.size src, dest


| sz[1:0] | Size | dsp[4:0] | dsp:5 | rs[2:0]/rd[2:0] |  | rc/dest |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00b | B | 00000b to 11111b | 0 to 31 | 000b to 111b | Rs/Rd | R0 (SP) to R7 |

(3) MOV.size src, dest


| imm[3:0] | src |  |
| :--- | :--- | :--- |
| 0000b to 1111b | \#UIMM:4 | 0 to 15 |


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000b to 1111b | Rd | R0 (SP) to R15 |

(4) MOV.size src, dest


| sz[1:0] | Size | dsp[4:0] | dsp:5 | rd[2:0] | dest |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00b | B | 00000b to 11111b | 0 to 31 | 000b to 111b | Rd | R0 (SP) to R7 |
| 01b | W |  |  |  |  |  |
| 10b | L |  |  |  |  |  |

(5) MOV.size src, dest


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000 b to 1111b | Rd | R0 (SP) to R15 |

(6) MOV.size src, dest



| li[1:0] | src |
| :--- | :--- |
| 01b | \#SIMM:8 |
| 10b | \#SIMM:16 |
| 11b | \#SIMM:24 |
| 00b | $\#$ IMM:32 |


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000b to 1111b | Rd |  |

(7) MOV.size src, dest

| b 7 |  |  |  |  |  |  | b 7 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | $\mathrm{sz}[1: 0]$ | 1 | 1 | 1 | 1 | $\mathrm{rs}[3: 0]$ | $\mathrm{rd}[3: 0]$ |


| sz[1:0] | Size | rs[3:0]/rd[3:0] | src/dest |  |
| :---: | :---: | :---: | :---: | :---: |
| 00b | B | 0000b to 1111b | Rs/Rd | R0 (SP) to R15 |

(8) MOV.size src, dest


| Id[1:0] | dest |
| :--- | :--- |
| 00 b | $[\mathrm{Rd}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rd}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rd}]$ |


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000 b to 1111b | Rd | $\mathrm{R0}(\mathrm{SP})$ to R 15 |


| li[1:0] | src |
| :--- | :--- |
| 01b | \#SIMM:8 |
| 10b | \#SIMM:16 |
| 11b | \#SIMM:24 |
| 00b | \#IMM:32 |


| $s z[1: 0]$ | Size |
| :--- | :--- |
| 00 b | B |
| 01 b | W |
| 10 b | L |

(9) MOV.size src, dest


| sz[1:0] | Size |
| :--- | :--- |
| 00 b | B |
| 01 b | W |
| 10 b | L |$\quad$| $\mathrm{Id}[1: 0]$ | src |
| :--- | :--- | :--- |
| 00 b | $[\mathrm{Rs}]$ |
| 01 b | $\mathrm{dsp:8[Rs]}$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rs}]$ |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{R0}(\mathrm{SP})$ to $\mathrm{R15}$ |

(10) MOV.size src, dest


| sz[1:0] | Size |
| :--- | :--- |
| 00b | B |
| 01b | W |
| 10b | L |


| ri[3:0]/rb[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Ri/Rb/Rd | R0 (SP) to R15 |

(11) MOV.size src, dest


| sz[1:0] | Size |
| :--- | :--- |
| 00b | B |
| 01b | W |
| 10b | L |


| Id[1:0] | dest |
| :--- | :--- |
| 00 b | $[\mathrm{Rd}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rd}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rd}]$ |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rd | R0 (SP) to R15 |

## (12) MOV.size src, dest



| sz[1:0] | Size |
| :--- | :--- |
| 00b | B |
| 01b | W |
| 10b | L |


| rs[3:0]/ri[3:0]/rb[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Ri/Rb | R0 (SP) to R15 |

(13) MOV.size src, dest


| sz[1:0] | Size | Ids[1:0]/Idd[1:0] | src/dest |
| :---: | :---: | :---: | :---: |
| 00b | B | 00b | [Rs]/[Rd] |
| 01b | W | 01b | dsp:8[Rs]/dsp:8[Rd] |
| 10b | L | 10b | dsp:16[Rs]/dsp:16[Rd] |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{R0}(\mathrm{SP})$ to R 15 |

(14) MOV.size src, dest


| ad[1:0] | Addressing |
| :--- | :--- |
| 00 b | $\mathrm{Rs},[\mathrm{Rd}+]$ |
| 01 b | $\mathrm{Rs},[-\mathrm{Rd}]$ |


| $s z[1: 0]$ | Size |
| :--- | :--- |
| 00b | B |
| 01b | W |
| 10 b | L |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111 b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{R0}(\mathrm{SP})$ to $\mathrm{R15}$ |

(15) MOV.size src, dest


| ad[1:0] | Addressing |
| :--- | :--- |
| 10 b | $[\mathrm{Rs}+], \mathrm{Rd}$ |
| 11 b | $[-\mathrm{Rs}], \mathrm{Rd}$ |


| sz[1:0] | Size |
| :--- | :--- |
| 00b | B |
| 01 b | W |
| 10 b | L |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{R0}(\mathrm{SP})$ to R 15 |

MOVCO

## Code Size

| Syntax |  | Size | Processing Size | src | dest | Code Size (Byte) |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| (1) MOVCO | src, dest | L | L | Rs | $[\mathrm{Rd}]$ | 3 |

(1) MOVCO src, dest


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rd | R0 (SP) to R15 |

MOVLI

## Code Size

| Syntax |  | Size | Processing Size | src | dest | Code Size (Byte) |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $(1)$ MOVLI | src, dest | L | L | $[\mathrm{Rs}]$ | Rd | 3 |

(1) MOVLI src, dest


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rd | R0 (SP) to R15 |

MOVU

## Code Size



## (1) MOVU.size src, dest



| sz | Size | dsp[4:0] | dsp:5 | rs[2:0]/rd[2:0] | src/dest |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ob | B | 00000b to 11111b | 0 to 31 | 000b to 111b | Rs/Rd | R0 (SP) to R7 |
| 1b | W |  |  |  |  |  |

(2) MOVU.size src, dest


| ld[1:0] | src |
| :---: | :---: |
| / 11b | None |
| 00b | None |
| 01b | dsp:8 |
| 10b | dsp:16 |


| sz | Size |
| :--- | :--- |
| 0 D | B |
| 1 bb | W | | Id[1:0] | src |
| :--- | :--- |
| 11 b | Rs |
| 00 b | $[\mathrm{Rs}]$ |
| 01 b | $\mathrm{dsp:8[Rs]}$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rs}]$ |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{R0}(\mathrm{SP})$ to R 15 |

(3) MOVU.size src, dest


| sz | Size |
| :--- | :--- |
| Ob | B |
| 1b | W |


| ri[3:0]/rb[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Ri/Rb/Rd | R0 (SP) to R15 |

(4) MOVU.size src, dest


| ad[1:0] | Addressing |
| :--- | :--- |
| 10 b | $[\mathrm{Rs}+], \mathrm{Rd}$ |
| 11 b | $[-\mathrm{Rs}], \mathrm{Rd}$ |


| sz | Size |
| :--- | :--- |
| Ob | B |
| 1b | W |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111 b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{R0}(\mathrm{SP})$ to $\mathrm{R15}$ |

## MSBHI

## Code Size

| Syntax | src | src2 | Adest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| (1) MSBHI | src, src2, Adest | Rs | Rs2 | A0, A1 | 3 |

(1) MSBHI src, src2, Adest

|  | b7 | b0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | a | 1 | 0 | 0 | rs $[3: 0]$ | rs $2[3: 0]$ |


| a | Adest |
| :--- | :--- |
| Ob | A 0 |
| Ib | A 1 |


| rs[3:0]/rs2[3:0] | src/src2 |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rs2 | R0 (SP) to R15 |

## MSBLH

## Code Size

| Syntax | src | src2 | Adest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| (1) MSBLH | src, src2, Adest | Rs | Rs2 | A0, A1 | 3 |

(1) MSBLH src, src2, Adest


| a | Adest |
| :--- | :--- |
| Ob | A 0 |
| Ib | A 1 |


| rs[3:0]/rs2[3:0] | lrc/src2 |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rs2 | R0 (SP) to R15 |

## MSBLO

## Code Size

| Syntax | src | src2 | Adest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| (1) MSBLO | src, src2, Adest | Rs | Rs2 | A0, A1 | 3 |

(1) MSBLO src, src2, Adest


| a | Adest |
| :--- | :--- |
| Ob | A 0 |
| Ib | A 1 |


| rs[3:0]/rs2[3:0] | src/src2 |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rs2 | R0 (SP) to R15 |

MUL

Code Size

| Syntax |  |  | src | src2 | dest | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (1) | MUL | src, dest | \#UIMM:4 | - | Rd | 2 |
| (2) | MUL | src, dest | \#SIMM:8 | - | Rd | 3 |
|  |  |  | \#SIMM:16 | - | Rd | 4 |
|  |  |  | \#SIMM:24 | - | Rd | 5 |
|  |  |  | \#IMM:32 | - | Rd | 6 |
| (3) | MUL | src, dest | Rs | - | Rd | 2 |
|  |  |  | [Rs].memex | - | Rd | $\begin{aligned} & 2 \text { (memex == UB) } \\ & 3 \text { (memex != UB) } \end{aligned}$ |
|  |  |  | dsp:8[Rs].memex | - | Rd | $\begin{aligned} & 3 \text { (memex == UB) } \\ & 4 \text { (memex != UB) } \end{aligned}$ |
|  |  |  | dsp:16[Rs].memex | - | Rd | $\begin{aligned} & 4 \text { (memex == UB) } \\ & 5 \text { (memex != UB) } \end{aligned}$ |
| (4) | MUL | src, src2, dest | Rs | Rs2 | Rd | 3 |

(1) MUL src, dest


| imm[3:0] | src |  |
| :--- | :--- | :--- |
| 0000b to 1111b | \#UIMM:4 | 0 to 15 |


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000 b to 1111b | Rd | R0 (SP) to R15 |

(2) MUL src, dest



| li[1:0] | src |
| :--- | :--- |
| 01b | \#SIMM:8 |
| 10b | \#SIMM:16 |
| 11b | \#SIMM:24 |
| 00b | \#IMM:32 |


| rd[3:0] | dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rd | R0 (SP) to R15 |

(3) MUL src, dest

When memex == UB or src $==$ Rs


When memex != UB



| mi[1:0] | memex |
| :--- | :--- |
| 00b | B |
| 01b | W |
| 10 b | L |
| 11b | UW |


| Id[1:0] | src |
| :--- | :--- |
| 11 b | Rs |
| 00b | $[\mathrm{Rs}]$ |
| 01b | $\mathrm{dsp}: 8[\mathrm{Rs}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rs}]$ |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :---: |
| 0000b to 1111 b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{R0}(\mathrm{SP})$ to R15 |

(4) MUL src, src2, dest


| rs[3:0]/rs2[3:0]/rd[3:0] | src/src2/dest |  |
| :--- | :--- | :--- |
| 0000 b to 1111b | $\mathrm{Rs} / \mathrm{Rs} 2 / \mathrm{Rd}$ | RO (SP) to R15 |

## MULHI

## Code Size

| Syntax | src | src2 | Adest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| (1) MULHI | src, src2, Adest | Rs | Rs2 | A0, A1 | 3 |

(1) MULHI src, src2, Adest


| a | Adest |
| :--- | :--- |
| Ob | A 0 |
| Ib | A 1 |


| rs[3:0]/rs2[3:0] | src/src2 |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rs2 | R0 (SP) to R15 |

## MULLH

## Code Size

| Syntax | src | src2 | Adest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| (1) MULLH | src, src2, Adest | Rs | Rs2 | A0, A1 | 3 |

(1) MULLH src, src2, Adest


| a | Adest |
| :--- | :--- |
| Ob | A 0 |
| Ib | A 1 |


| rs[3:0]/rs2[3:0] | src/src2 |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rs2 | R0 (SP) to R15 |

## MULLO

Code Size

| Syntax | src | src2 | Adest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| (1) MULLO | src, src2, Adest | Rs | Rs2 | A0, A1 | 3 |

(1) MULLO src, src2, Adest


| a | Adest |
| :--- | :--- |
| Ob | A 0 |
| Ib | A 1 |


| rs[3:0]/rs2[3:0] | src/src2 |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rs2 | R0 (SP) to R15 |

## MVFACGU

MVFACGU

## Code Size

| Syntax | src | Asrc | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| (1) MVFACGU | src, Asrc, dest | $\#$ IMM:2 | A0, A1 | Rd | 3 |

(1) MVFACGU src, Asrc, dest


| a | Asrc |
| :--- | :--- |
| 0 b | A 0 |
| Ib | A 1 |


| imm[1:0] | src |  |
| :---: | :---: | :---: |
| 00 | \#IMM:2 | 2 |
| 01 |  | - |
| 10 |  | 0 |
| 11 |  | 1 |


| dest |  |
| :--- | :--- |
| Rd | R0 (SP) to R15 |

## MVFACHI

## Code Size

| Syntax | src | Asrc | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| (1) MVFACHI | src, Asrc, dest | $\# I M M: 2$ | A0, A1 | Rd | 3 |

(1) MVFACHI src, Asrc, dest


| a | Asrc | imm[1:0] | src |  |
| :---: | :---: | :---: | :---: | :---: |
| Ob | A0 | 00 | \#IMM:2 | 2 |
| 1b | A1 | 01 |  | - |
|  |  | 10 |  | 0 |
|  |  | 11 |  | 1 |


| dest |  |
| :--- | :--- |
| Rd | R0 (SP) to R15 |

## MVFACLO

Code Size

| Syntax | src | Asrc | dest | Code Size (Byte) |
| :--- | :--- | :--- | :--- | :--- |
| (1) MVFACLO | src, Asrc, dest | \#IMM:2 | A0, A1 | Rd |

(1) MVFACLO src, Asrc, dest


| a | Asrc |
| :--- | :--- |
| Ob | A 0 |
| Ab | A 1 |


| imm[1:0] | src |  |  |
| :--- | :--- | :--- | :---: |
| 00 | $\# \mathrm{IMM}: 2$ | 2 |  |
| 01 |  | - |  |
| 10 |  | 0 |  |
|  |  | 11 |  |


| dest |  |
| :--- | :--- |
| Rd | R0 (SP) to R15 |

## MVFACMI

## Code Size

| Syntax | src | Asrc | dest | Code Size (Byte) |
| :--- | :--- | :--- | :--- | :--- |
| (1) MVFACMI src, Asrc, dest | \#IMM:2 | A0, A1 | Rd | 3 |

(1) MVFACMI src, Asrc, dest


| a | Asrc |
| :--- | :--- |
| 0 b | A 0 |
| Ab | A 1 |


| imm[1:0] | src |  |
| :---: | :---: | :---: |
| 00 | \#IMM:2 | 2 |
| 01 |  | - |
| 10 |  | 0 |
| 11 |  | 1 |


| dest |  |
| :--- | :--- |
| Rd | R0 (SP) to R15 |

## MVFC

Code Size

| Syntax | src | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- |
| (1) MVFC | src, dest | Rx | Rd | 3 |

(1) MVFC src, dest


| cr[3:0] |  | src |
| :---: | :---: | :---: |
| 0000b | Rx | PSW |
| 0001b |  | PC |
| 0010b |  | USP |
| 0011b |  | FPSW |
| 0100b |  | Reserved |
| 0101b |  | Reserved |
| 0110b |  | Reserved |
| 0111b |  | Reserved |
| 1000b |  | BPSW |
| 1001b |  | BPC |
| 1010b |  | ISP |
| 1011b |  | FINTV |
| 1100b |  | INTB |
| 1101b |  | EXTB |
| 1110b to 1111b |  | Reserved |


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000b to 1111b | Rd | R0 (SP) to R15 |

## MVTACGU

## Code Size

| Syntax | src | Adest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- |
| (1) MVTACGU | src, Adest | Rs | A0, A1 | 3 |

(1) MVTACGU src, Adest


| a | Adest |
| :---: | :---: |
| Ob | A0 |
| 1 b | A1 |


| rs[3:0] | src |  |
| :---: | :---: | :---: |
| 0000b to 1111b | Rs | R0 (SP) to R15 |

MVTACHI

## Code Size

| Syntax | src | Adest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- |
| (1) MVTACGU | src, Adest | Rs | A0, A1 | 3 |

(1) MVTACHI src, Adest

|  |  |  |  |  |  |  | b0 | b7 |  |  |  |  |  |  | b0 | b7 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | a | 0 | 0 | 0 |


| $a$ | Adest |
| :---: | :---: |
| Ob | A0 |
| 1b | A1 |


| rs[3:0] | src |  |
| :---: | :---: | :---: |
| 0000b to 1111b | Rs | R0 (SP) to R15 |

## MVTACLO

## Code Size

| Syntax | src | Adest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- |
| (1) MVTACLO | src, Adest | Rs | A0, A1 | 3 |

(1) MVTACLO src, Adest


| a | Adest |
| :---: | :---: |
| Ob | A0 |
| 1b | A1 |


| rs[3:0] | src |  |
| :---: | :---: | :---: |
| 0000b to 1111b | Rs | R0 (SP) to R15 |

## MVTC

## Code Size

| Syntax | src | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- |
| (1) MVTC | src, dest | \#SIMM:8 | $R x$ | 4 |
|  |  | \#SIMM:16 | $R x$ | 5 |
|  |  | \#SIMM:24 | $R x$ | 6 |
|  |  | \#IMM:32 | $R x$ | 7 |
| (2) MVTC | src, dest | Rs | $R x$ | 3 |

(1) MVTC src, dest


| li[1:0] | src |
| :--- | :--- |
| 01b | \#SIMM:8 |
| 10b | \#SIMM:16 |
| 11b | \#SIMM:24 |
| 00b | \#IMM:32 |


| cr[3:0] |  | dest |
| :---: | :---: | :---: |
| 0000b | Rx | PSW |
| 0001b |  | Reserved |
| 0010b |  | USP |
| 0011b |  | FPSW |
| 0100b |  | Reserved |
| 0101b |  | Reserved |
| 0110b |  | Reserved |
| 0111b |  | Reserved |
| 1000b |  | BPSW |
| 1001b |  | BPC |
| 1010b |  | ISP |
| 1011b |  | FINTV |
| 1100b |  | INTB |
| 1101b |  | EXTB |
| 1110b to 1111b |  | Reserved |

(2) MVTC src, dest


| cr[3:0] |  | dest |
| :---: | :---: | :---: |
| 0000b | Rx | PSW |
| 0001b |  | Reserved |
| 0010b |  | USP |
| 0011b |  | FPSW |
| 0100b |  | Reserved |
| 0101b |  | Reserved |
| 0110b |  | Reserved |
| 0111b |  | Reserved |
| 1000b |  | BPSW |
| 1001b |  | BPC |
| 1010b |  | ISP |
| 1011b |  | FINTV |
| 1100b |  | INTB |
| 1101b |  | EXTB |
| 1110b to 1111b |  | Reserved |


| rs[3:0] | src |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs | R0 (SP) to R15 |

## MVTIPL

## Code Size

| Syntax | src | Code Size (Byte) |
| :--- | :--- | :--- |
| $(1)$ MVTIPL src | \#IMM:4 | 3 |

(1) MVTIPL src


| imm[3:0] | \#IMM:4 |
| :--- | :--- |
| 0000b to 1111b | 0 to 15 |

## NEG

## Code Size

| Syntax | src | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- |
| $(1)$ NEG | dest | - | $R d$ | 2 |
| $(2)$ NEG | src, dest | Rs | Rd | 3 |

## (1) NEG dest



| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000b to 1111b | Rd | R0 (SP) to R15 |

(2) NEG src, dest


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{R0}(\mathrm{SP})$ to R15 |

NOP

## Code Size

Syntax $\quad$ Code Size (Byte)
(1) NOP

1
(1) NOP
b7

| 0 | b0 |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |

## Code Size

| Syntax | src | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- |
| (1) NOT | dest | - | Rd | 2 |
| $(2)$ NOT | src, dest | Rs | Rd | 3 |

(1) NOT dest


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000b to 1111b | Rd |  |

(2) NOT src, dest


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rd | R0 (SP) to R15 |

## OR

## Code Size

| Syntax |  |  | src | src2 | dest | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (1) |  | src, dest | \#UIMM:4 | - | Rd | 2 |
| (2) |  | src, dest | \#SIMM:8 | - | Rd | 3 |
|  |  |  | \#SIMM:16 | - | Rd | 4 |
|  |  |  | \#SIMM:24 | - | Rd | 5 |
|  |  |  | \#IMM:32 | - | Rd | 6 |
| (3) | OR | src, dest | Rs | - | Rd | 2 |
|  |  |  | [Rs].memex | - | Rd | $\begin{aligned} & 2 \text { (memex == UB) } \\ & 3 \text { (memex != UB) } \end{aligned}$ |
|  |  |  | dsp:8[Rs].memex | - | Rd | $\begin{aligned} & 3 \text { (memex == UB) } \\ & 4 \text { (memex != UB) } \end{aligned}$ |
|  |  |  | dsp:16[Rs].memex | - | Rd | $\begin{aligned} & 4 \text { (memex == UB) } \\ & 5 \text { (memex != UB) } \end{aligned}$ |
| (4) | OR | src, src2, dest | Rs | Rs2 | Rd | 3 |

(1) OR src, dest


| imm[3:0] | src |  |
| :--- | :--- | :--- |
| 0000b to 1111b | \#UIMM:4 | 0 to 15 |


| rd[3:0] | dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rd | R0 (SP) to R15 |

(2) OR src, dest


| li[1:0] | src |
| :--- | :--- |
| 01b | \#SIMM:8 |
| 10b | \#SIMM:16 |
| 11b | \#SIMM:24 |
| 00b | \#IMM:32 |


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000b to 1111b | Rd | R0 (SP) to R15 |

## (3) OR src, dest

When memex == UB or src == Rs


When memex != UB


| mi[1:0] | memex |
| :--- | :--- |
| 00b | B |
| 01 b | W |
| 10 b | L |
| 11 b | UW |$\quad$| Id[1:0] | src |
| :--- | :--- | :--- |
| 11 b | Rs |
| 00 b | $[\mathrm{Rs}]$ |
| 01 b | $\mathrm{dsp:8[Rs]}$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rs}]$ |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000 b to 1111 b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{RO}(\mathrm{SP})$ to R 15 |

(4) OR src, src2, dest


| rs[3:0]/rs2[3:0]/rd[3:0] | src/src2/dest |  |
| :--- | :--- | :--- |
| 0000 b to 1111b | $\mathrm{Rs} / \mathrm{Rs} 2 / \mathrm{Rd}$ | $\mathrm{R0}$ (SP) to R15 |

POP

Code Size

| Syntax | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- |
| $(1)$ POP | dest | Rd | 2 |

(1) POP dest


| rd[3:0] | dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rd | R0 (SP) to R15 |

## POPC

## Code Size

| Syntax | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- |
| (1) POPC | dest | Rx | 2 |

(1) POPC dest


| cr[3:0] |  | dest |
| :---: | :---: | :---: |
| 0000b | Rx | PSW |
| 0001b |  | Reserved |
| 0010b |  | USP |
| 0011b |  | FPSW |
| 0100b |  | Reserved |
| 0101b |  | Reserved |
| 0110b |  | Reserved |
| 0111b |  | Reserved |
| 1000b |  | BPSW |
| 1001b |  | BPC |
| 1010b |  | ISP |
| 1011b |  | FINTV |
| 1100b |  | INTB |
| 1101b |  | EXTB |
| 1110b to 1111b |  | Reserved |

Code Size

| Syntax | dest | dest2 | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- |
| (1) POPM | dest-dest2 | Rd | Rd2 | 2 |

(1) POPM dest-dest2


| rd[3:0] | dest |  |
| :--- | :--- | :--- |
| 0001b to 1110b | Rd | R1 to R14 |


| rd2[3:0] | dest2 |  |
| :--- | :--- | :--- |
| 0010b to 1111b | Rd2 | R2 to R15 |

## PUSH

## Code Size

| Syntax | src | Code Size (Byte) |
| :--- | :--- | :--- |
| (1) PUSH.size src | Rs | 2 |
| $(2)$ PUSH.size src | $[\mathrm{Rs}]$ | 2 |
|  | $\mathrm{dsp:8[Rs]}$ | 3 |
|  | $\mathrm{dsp:16[Rs}]$ | 4 |

(1) PUSH.size src


| sz[1:0] | Size |
| :--- | :--- |
| 00b | B |
| 01b | W |
| 10b | L |


| rs[3:0] | src |  |
| :--- | :--- | :---: |
| 0000 b to 1111b | Rs | R0 (SP) to R15 |

(2) PUSH.size src


| Id[1:0] | src |
| :--- | :--- |
| 00 b | $[\mathrm{Rs}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rs}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rs}]$ |


| rs[3:0] | src |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs | R0 (SP) to R15 |


| sz[1:0] | Size |
| :--- | :--- |
| 00b | B |
| 01 b | W |
| 10 b | L |

## PUSHC

## Code Size

| Syntax | src | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- |
| (1) PUSHC | src | Rx | 2 |

(1) PUSHC src


| cr[3:0] |  | src |
| :---: | :---: | :---: |
| 0000b | Rx | PSW |
| 0001b |  | PC |
| 0010b |  | USP |
| 0011b |  | FPSW |
| 0100b |  | Reserved |
| 0101b |  | Reserved |
| 0110b |  | Reserved |
| 0111b |  | Reserved |
| 1000b |  | BPSW |
| 1001b |  | BPC |
| 1010b |  | ISP |
| 1011b |  | FINTV |
| 1100b |  | INTB |
| 1101b |  | EXTB |
| 1110b to 1111b |  | Reserved |

PUSHM

Code Size

| Syntax | src | src2 | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- |
| (1) PUSHM | src-src2 | Rs | Rs2 | 2 |

(1) PUSHM src-src2


| rs[3:0] | src |  |
| :--- | :--- | :---: |
| 0001 b to 1110b | Rs | R1 to R14 |


| rs2[3:0] | src2 |  |
| :--- | :--- | :--- |
| 0010b to 1111b | Rs2 | R2 to R15 |

## RACL

Code Size

| Syntax | src | Adest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- |
| (1) RACL | src, Adest | IMM $: 1$ <br> $(I M M: 1=1,2)$ | A0, A1 | 3 |

(1) RACL src, Adest


| a | Adest |
| :--- | :--- |
| Ob | A 0 |
| Ib | A 1 |


| imm | src/src2 |  |
| :--- | :--- | :--- |
| 0b,1b | $\# \mathrm{MM}: 1$ | 1,2 |

RACW
RACW

## Code Size

| Syntax | src | Adest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- |
| (1) RACW | src, Adest | \#IMM:1 | A0, A1 | 3 |

(1) RACW src, Adest


| a | Adest |
| :--- | :--- |
| Ob | A 0 |
| Ib | A 1 |


| imm | src/src2 |  |
| :--- | :--- | :--- |
| 0b, 1b | $\# \mathrm{MM}: 1$ | 1,2 |

## RDACL

## Code Size

| Syntax | src | Adest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- |
| (1) RDACL | src, Adest | IMM $: 1$ <br> $(I M M: 1=1,2)$ | A0, A1 | 3 |

(1) RDACL src, Adest


| a | Adest |
| :--- | :--- |
| Ob | A 0 |
| Ab | A 1 |


| imm | src/src2 |  |
| :--- | :--- | :--- |
| 0b,1b | $\# \mathrm{MM}: 1$ | 1,2 |

RDACW
RDACW

## Code Size

| Syntax | src | Adest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- |
| (1) RDACW | src, Adest | \#IMM:1 <br> (IMM:1 $=1,2)$ | A0, A1 | 3 |

(1) RDACW src, Adest


| a | Adest | imm | src/src2 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0b | A0 | 0b, 1b | \#IMM:1 | 1, 2 |  |

## REVL

## Code Size

| Syntax | src | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- |
| (1) REVL | src, dest | Rs | Rd | 3 |

(1) REVL src, dest


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rd | R0 (SP) to R15 |

## REVW

## Code Size

| Syntax | src | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- |
| (1) REVW | src, dest | Rs | Rd | 3 |

(1) REVW src, dest


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000 b to 1111 b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{R0}$ (SP) to R15 |

## RMPA

## Code Size

| Syntax | Size | Code Size (Byte) |
| :--- | :--- | :--- |
| (1) RMPA.size | B | 2 |
|  | W | 2 |
|  | L | 2 |

(1) RMPA.size


| sz[1:0] | Size |
| :--- | :--- |
| 00b | B |
| 01b | W |
| 10b | L |

ROLC

## Code Size

| Syntax | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- |
| (1) ROLC | dest | Rd | 2 |

(1) ROLC dest


| rd[3:0] | dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rd | R0 (SP) to R15 |

## RORC

## Code Size

| Syntax | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- |
| (1) RORC | dest | Rd | 2 |

(1) RORC dest


| rd[3:0] | dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rd | R0 (SP) to R15 |

ROTL

## Code Size

| Syntax | src | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- |
| (1) ROTL | src, dest | \#IMM:5 | Rd | 3 |
| (2) ROTL | src, dest | Rs | Rd | 3 |

(1) ROTL src, dest


| imm[4:0] | src |  |
| :--- | :--- | :---: |
| 00000 b to 11111b | $\# \mathrm{IMM}: 5$ | 0 to 31 | | rd[3:0] | dest |  |
| :--- | :--- | :--- |
| 0000 b to 1111b | Rd | R0 (SP) to R15 |

(2) ROTL src, dest


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rd | $R 0(S P)$ to R15 |

ROTR

## Code Size

| Syntax | src | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- |
| (1) ROTR | src, dest | \#IMM:5 | Rd | 3 |
| (2) ROTR | src, dest | Rs | Rd | 3 |

(1) ROTR src, dest


| imm[4:0] | src |  | rd[3:0] |  | dest |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 00000b to 11111b | \#IMM:5 | 0 to 31 | 0000b to 1111b | Rd | R0 (SP) to R15 |

(2) ROTR src, dest


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| O000b to 1111b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{RO}(\mathrm{SP})$ to R 15 |

## ROUND

## Code Size

| Syntax | src | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- |
| (1) ROUND | src, dest | Rs | Rd | 3 |
|  |  | $[\mathrm{Rs}] . \mathrm{L}$ | Rd | 3 |
|  |  | $\mathrm{dsp}: 8[\mathrm{Rs}] . \mathrm{L}$ | Rd | 4 |
|  | $\mathrm{dsp}: 16[\mathrm{Rs}] . \mathrm{L}$ | Rd | 5 |  |

(1) ROUND src, dest


| Id[1:0] | src |
| :--- | :--- |
| 11 b | Rs |
| 00 b | $[\mathrm{Rs}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rs}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rs}]$ |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000 b to 1111 b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{RO}(\mathrm{SP})$ to R 15 |

RTE

Code Size

| Syntax | Code Size (Byte) |
| :--- | :--- |
| $(1)$ RTE | 2 |

(1) RTE

| b7 | b0 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 11 |

## RTFI

Code Size

| Syntax | Code Size (Byte) |
| :--- | :--- |
| $(1)$ RTFI | 2 |

(1) RTFI

| b7 | b0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 11 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |

RTS

## Code Size

| Syntax | Code Size (Byte) |
| :--- | :--- |
| (1) RTS | 1 |

(1) RTS


RTSD

Code Size

| Syntax | src | dest | dest2 | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $(1)$ RTSD | src | \#UIMM:8 | - | - | 2 |
| $(2)$ RTSD | src, dest-dest2 | \#UIMM:8 | Rd | Rd2 | 3 |

(1) RTSD src

| b7 b0 |  |  |  |  |  |  |  | SrC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | \#UIMM:8 |

(2) RTSD src, dest-dest2

| b7 |  | b0 b7 |  |  |  |  |  |  |  | SrC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | rd[3:0] | rd2[3:0] | \#UIMM:8 |


| rd[3:0]/rd2[3:0] | dest/dest2 |  |
| :--- | :--- | :--- |
| 0001 b to 1111b | Rd/Rd2 | R1 to R15 |

## SAT

## Code Size

| Syntax | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- |
| $(1)$ SAT | dest | Rd | 2 |

(1) SAT dest


| rd[3:0] | dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rd | R0 (SP) to R15 |

## SATR

## Code Size

| Syntax | Code Size (Byte) |
| :--- | :--- |
| (1) SATR | 2 |

(1) SATR


## SBB

## Code Size

| Syntax |  | src | dest | Code Size (Byte) |
| :--- | :--- | :--- | :--- | :--- |
| (1) SBB | src, dest | Rs | Rd | 3 |
| (2) SBB | src, dest | $[\mathrm{Rs}] . \mathrm{L}$ | Rd | 4 |
|  |  | $\mathrm{dsp:8[Rs].L}$ | Rd | 5 |
|  |  | $\mathrm{dsp}: 16[\mathrm{Rs}] . \mathrm{L}$ | Rd | 6 |

(1) SBB src, dest


| Id[1:0] | src |
| :--- | :--- |
| $11 b$ | $R s$ |$\quad$| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rd | $R 0$ (SP) to R15 |

(2) SBB src, dest



| Id[1:0] | src |
| :--- | :--- |
| 00 b | $[\mathrm{Rs}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rs}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rs}]$ |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000 b to 1111 b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{RO}(\mathrm{SP})$ to R 15 |

## Code Size

| Syntax | Size | dest | Code Size (Byte) |
| :--- | :--- | :--- | :--- |
| (1) SCCnd.size dest | L | Rd | 3 |
|  | $B / W / L$ | $[\mathrm{Rd}]$ | 3 |
|  | $\mathrm{~B} / \mathrm{W} / \mathrm{L}$ | $\mathrm{dsp}: 8[\mathrm{Rd}]$ | 4 |
| $\mathrm{~B} / \mathrm{W} / \mathrm{L}$ | $\mathrm{dsp}: 16[\mathrm{Rd}]$ | 5 |  |

(1) SCCnd.size dest


| sz[1:0] | Size |
| :--- | :--- |
| 00b | B |
| 01b | W |
| 10b | L |


| Id[1:0] | dest |
| :--- | :--- |
| 11 b | Rd |
| 00 b | $[\mathrm{Rd}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rd}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rd}]$ |


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000b to 1111b | Rd | R0 (SP) to R15 |


| cd[3:0] | SCCnd | cd[3:0] | SCCnd |
| :--- | :--- | :--- | :--- |
| 0000b | SCEQ, SCZ | 1000 b | SCGE |
| 0001b | SCNE, SCNZ | 1001 b | SCLT |
| 0010b | SCGEU, SCC | 1010 b | SCGT |
| 0011b | SCLTU, SCNC | 1011 b | SCLE |
| 0100b | SCGTU | 1100 b | SCO |
| 0101b | SCLEU | 1101 b | SCNO |
| 0110b | SCPZ | 1110 b | Reserved |
| 0111b | SCN | 1111b | Reserved |

SCMPU

## Code Size

Syntax
Code Size (Byte)
(1) SCMPU 2
(1) SCMPU

| b7 |  |  |  |  |  |  | b0 | b7 |  |  |  |  |  |  |  | b0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |  |

## SETPSW

## Code Size

| Syntax | dest | Code Size (Byte) |
| :--- | :--- | :--- |
| (1) SETPSW dest | flag | 2 |

(1) SETPSW dest


| cb[3:0] |  | dest |
| :---: | :---: | :---: |
| 0000b | flag | C |
| 0001b |  | Z |
| 0010b |  | S |
| 0011b |  | 0 |
| 0100b |  | Reserved |
| 0101b |  | Reserved |
| 0110b |  | Reserved |
| 0111b |  | Reserved |
| 1000b |  | 1 |
| 1001b |  | U |
| 1010b |  | Reserved |
| 1011b |  | Reserved |
| 1100b |  | Reserved |
| 1101b |  | Reserved |
| 1110b |  | Reserved |
| 1111b |  | Reserved |

## SHAR

## Code Size

| Syntax | src | src2 | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| (1) SHAR | src, dest | \#IMM:5 | - | $R d$ | 2 |
| (2) SHAR | src, dest | Rs | - | $R d$ | 3 |
| (3) SHAR | src, src2, dest | \#IMM:5 | Rs | Rd | 3 |

(1) SHAR src, dest
b7

|  | b0 b7 | b0 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 0 | 1 | 0 | 1 | imm[4:0] |


| imm[4:0] | src |  | rd[3:0] |  | dest |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 00000b to 11111b | \#IMM:5 | 0 to 31 | 0000b to 1111b | Rd | R0 (SP) to R15 |

(2) SHAR src, dest


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000 b to 1111 b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{R0}(\mathrm{SP})$ to R 15 |

(3) SHAR src, src2, dest


| imm[4:0] | src |  |
| :--- | :--- | :--- |
| 00000b to 11111b | \#IMM:5 | 0 to 31 |


| rs2[3:0]/rd[3:0] | src2/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | $\mathrm{Rs} / \mathrm{Rd}$ | RO (SP) to R15 |

## SHLL

## Code Size

| Syntax | src | src2 | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| (1) SHLL | src, dest | \#IMM:5 | - | $R d$ | 2 |
| (2) SHLL | src, dest | Rs | - | $R d$ | 3 |
| (3) SHLL | src, src2, dest | \#IMM:5 | Rs | $R d$ | 3 |

(1) SHLL src, dest

| b7 |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 0 | 1 | 1 | 0 | $\operatorname{imm}[4: 0]$ | rd[3:0] |


| imm[4:0] | src |  |
| :--- | :--- | :--- |
| 00000 b to 11111 b | $\# \mathrm{IMM}: 5$ | 0 to 31 | | rd[3:0] | dest |  |
| :--- | :--- | :--- |
| 0000 b to 1111b | Rd | R0 (SP) to R15 |

(2) SHLL src, dest


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000 b to 1111 b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{R0}(\mathrm{SP})$ to R 15 |

(3) SHLL src, src2, dest


| imm[4:0] | src |  |
| :--- | :--- | :--- |
| 00000 b to 11111b | $\# \mathrm{IMM}: 5$ | 0 to 31 |


| rs2[3:0]/rd[3:0] | src2/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{R0}(\mathrm{SP})$ to R15 |

## Code Size

| Syntax | src | src2 | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| (1) SHLR | src, dest | \#IMM:5 | - | $R d$ | 2 |
| (2) SHLR | src, dest | Rs | - | $R d$ | 3 |
| (3) SHLR | src, src2, dest | \#IMM:5 | Rs | $R d$ | 3 |

(1) SHLR src, dest
b7

|  | b0 b7 | b0 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 0 | 1 | 0 | 0 | imm[4:0] |


| imm[4:0] | src |  | rd[3:0] |  | dest |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 00000b to 11111b | \#IMM:5 | 0 to 31 | 0000b to 1111b | Rd | R0 (SP) to R15 |

(2) SHLR src, dest


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :---: |
| 0000b to 1111 b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{RO}(\mathrm{SP})$ to R15 |

(3) SHLR src, src2, dest


| imm[4:0] | src |  |
| :--- | :--- | :--- |
| 00000 b to 11111b | \#IMM:5 | 0 to 31 |


| rs2[3:0]/rd[3:0] | src2/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{R0}(\mathrm{SP})$ to R15 |

## SMOVB

Code Size

| Syntax | Code Size (Byte) |
| :--- | :--- |
| $(1)$ SMOVB | 2 |

(1) SMOVB

| b7 | b0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 11 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |

## SMOVF

Code Size

| Syntax | Code Size (Byte) |
| :--- | :--- |
| (1) SMOVF | 2 |

(1) SMOVF


SMOVU

Code Size
Syntax Code Size (Byte)
(1) SMOVU 2
(1) SMOVU

| b7 |  |  |  |  |  |  | b0 | b7 |  |  |  |  |  |  |  | b0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |  | 1 |

## Code Size

| Syntax | Size | Processing Size | Code Size (Byte) |
| :--- | :--- | :--- | :--- |
| (1) SSTR.size | B | B | 2 |
|  | W | W | 2 |
|  | L | L | 2 |

(1) SSTR.size

| b7 |  |  |  |  |  |  |  |  | b7 |  |  |  |  |  | b0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 1 | 1 | 1 |  | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | sz[1:0] |


| sz[1:0] | Size |
| :--- | :--- |
| 00b | B |
| 01b | W |
| 10b | L |

## STNZ

## Code Size

| Syntax | src | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- |
| (1) STNZ | src, dest | \#SIMM:8 | Rd | 4 |
|  |  | \#SIMM:16 | $R d$ | 5 |
|  |  | \#SIMM:24 | Rd | 6 |
|  | \#IMM:32 | Rd | 7 |  |
| (2) STNZ | src, dest | Rs | Rd | 3 |

(1) STNZ src, dest

| b7 |  |  |  |  |  |  |  | b7 |  |  |  |  |  | b0 | b7 |  |  |  |  | b |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | li[1:0] | 0 | 0 | 1 | 1 | 1 | 1 | rd[3:0] |  |



| li[1:0] | src |
| :--- | :--- |
| 01b | \#SIMM:8 |
| 10b | \#SIMM:16 |
| 11b | \#SIMM:24 |
| 00b | \#IMM:32 |


| rd[3:0] | dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rd | $R 0(S P)$ to R15 |

## (2) STNZ src, dest



| rs[3:0/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rd | R0 (SP) to R15 |

## STZ

## Code Size

| Syntax | src | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- |
| (1) STZ | src, dest | \#SIMM:8 | Rd | 4 |
|  |  | \#SIMM:16 | Rd | 5 |
|  |  | \#SIMM:24 | Rd | 6 |
|  | \#IMM:32 | Rd | 7 |  |
| (2) STZ | src, dest | Rs | Rd | 3 |

(1) STZ src, dest

| b7 |  |  |  |  |  |  |  | b7 |  |  |  |  |  |  |  |  |  |  |  | b0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | $\mathrm{li}[1: 0]$ | 0 | 0 | 1 | 1 | 1 | 0 | rd[3:0] |  |



| li[1:0] | src |
| :--- | :--- |
| 01b | \#SIMM:8 |
| 10b | \#SIMM:16 |
| 11b | \#SIMM:24 |
| 00b | $\#$ IMM:32 |


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000 b to 1111b | Rd | R0 (SP) to R15 |

(2) STZ src, dest


| rs[3:0/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rd | $\mathrm{RO}(\mathrm{SP})$ to R15 |

Code Size

| Syntax |  |  | src |  | dest | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (1) | SUB | src, dest | \#UIMM:4 | - | Rd | 2 |
| (2) | SUB | src, dest | Rs | - | Rd | 2 |
|  |  |  | [Rs].memex | - | Rd | $\begin{aligned} & 2 \text { (memex == UB) } \\ & 3 \text { (memex != UB) } \end{aligned}$ |
|  |  |  | dsp:8[Rs].memex | - | Rd | $\begin{aligned} & 3 \text { (memex == UB) } \\ & 4 \text { (memex != UB) } \end{aligned}$ |
|  |  |  | dsp:16[Rs].memex | - | Rd | $\begin{aligned} & 4 \text { (memex == UB) } \\ & 5 \text { (memex != UB) } \end{aligned}$ |
| (3) | SUB | src, src2, dest | Rs | Rs2 | Rd | 3 |

(1) SUB src, dest


| imm[3:0] | src |  |
| :--- | :--- | :--- |
| 0000b to 1111b | \#UIMM:4 | 0 to 15 |


| rd[3:0] | dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rd | $R 0$ (SP) to R15 |

(2) SUB src, dest

When memex == UB or src == Rs


When memex != UB


| mi[1:0] | memex |
| :--- | :--- |
| 00 b | B |
| 01 b | W |
| 10 b | L |
| 11 b | UW |$\quad$| Id[1:0] | src |
| :--- | :--- |
| 11 b | Rs |
| 00 b | $[\mathrm{Rs}]$ |
| 01 b | $\mathrm{dsp:8[Rs]}$ |
| 10 b | $\mathrm{dsp:16[Rs]}$ |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000 b to 1111b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{R0}(\mathrm{SP})$ to R15 |

(3) SUB src, src2, dest


| rs[3:0]/rs2[3:0]/rd[3:0] | src/src2/dest |  |
| :--- | :--- | :--- |
| 0000 b to 1111b | Rs/Rs2/Rd | R0 (SP) to R15 |

## SUNTIL

## Code Size

| Syntax | Size | Processing Size | Code Size (Byte) |
| :--- | :--- | :--- | :--- |
| (1) SUNTIL.size | B | B | 2 |
|  | W | W | 2 |
|  | L | L | 2 |

(1) SUNTIL.size


| sz[1:0] | Size |
| :--- | :--- |
| 00b | B |
| 01b | W |
| 10b | L |

## SWHILE

## Code Size

| Syntax | Size | Processing Size | Code Size (Byte) |
| :--- | :--- | :--- | :--- |
| (1) SWHILE.size | B | B | 2 |
|  | W | W | 2 |
|  | L | L | 2 |

(1) SWHILE.size


| $s z[1: 0]$ | Size |
| :--- | :--- |
| 00b | B |
| 01b | W |
| 10 b | L |

Code Size

| Syntax |  | Src | src2 | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
| (1) TST | src, src2 | \#SIMM:8 | Rs | 4 |
|  |  | \#SIMM:16 | Rs | 5 |
|  |  | \#SIMM:24 | Rs | 6 |
|  |  | \#IMM:32 | Rs | 7 |
| (2) TST | src, src2 | Rs | Rs2 | 3 |
|  |  | [Rs].memex | Rs2 | $\begin{aligned} & 3 \text { (memex == UB) } \\ & 4 \text { (memex != UB) } \end{aligned}$ |
|  |  | dsp:8[Rs].memex | Rs2 | $\begin{aligned} & 4 \text { (memex == UB) } \\ & 5 \text { (memex != UB) } \end{aligned}$ |
|  |  | dsp:16[Rs].memex | Rs2 | $\begin{aligned} & 5 \text { (memex == UB) } \\ & 6 \text { (memex != UB) } \end{aligned}$ |

(1) TST src, src2


| li[1:0] | src |
| :--- | :--- |
| 01b | \#SIMM:8 |
| 10b | \#SIMM:16 |
| 11b | \#SIMM:24 |
| 00b | \#IMM:32 |


| rs2[3:0] | src2 |  |
| :--- | :--- | :---: |
| 0000 b to 1111b | Rs | R0 (SP) to R15 |

## (2) TST src, src2

When memex == UB or src == Rs


When memex != UB


| mi[1:0] | memex |
| :--- | :--- |
| O0b | B |
| O1b | W |
| 10 b | L |
| 11 b | UW |


| Id[1:0] | src |
| :--- | :--- |
| 11 b | Rs |
| 00 b | $[\mathrm{Rs}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rs}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rs}]$ |


| rs[3:0]/rs2[3:0] | src/src2 |  |
| :--- | :--- | :---: |
| O000b to 1111b | Rs/Rs2 | R0 (SP) to R15 |

## UTOF

Code Size

| Syntax | src | dest | Code Size (Byte) |
| :--- | :--- | :--- | :--- |
| (1) UTOF | src, dest | Rs | Rd |

## (1) UTOF src, dest

When memex $==$ UB or src $==$ Rs


$\left(\right.$| $\operatorname{ld}[1: 0]$ | src |
| :---: | :--- |
| 11b | None |
| $00 b$ | None |
| 01b | dsp:8 |
| $10 b$ | dsp:16 |$)$

When memex != UB


| Id[1:0] | SrC |
| :---: | :---: |
| 11b | None |
| 00b | None |
| 01b | dsp:8 |
| 10b | dsp:16 |


| mi[1:0] | memex |
| :--- | :--- |
| O0b | B |
| 01 b | W |
| 10 b | L |
| 11 b | UW |$\quad$| Id[1:0] | src |
| :--- | :--- |
| 11 b | Rs |
| 00 b | $[\mathrm{Rs}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rs}]$ |
| 10 b | $\mathrm{dsp:16[Rs]}$ |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rd | R0 (SP) to R15 |

## WAIT

Code Size

| Syntax | Code Size (Byte) |
| :--- | :--- |
| $(1)$ WAIT | 2 |

(1) WAIT

| b7 | b0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 11 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 |

## XCHG

## Code Size


(1) XCHG src, dest

When memex $==$ UB or src $==$ Rs


When memex != UB



| mi[1:0] | memex |
| :--- | :--- |
| 00b | B |
| 01b | W |
| 10 b | L |
| 11 b | UW |


| Id[1:0] | src |
| :--- | :--- |
| 11 b | Rs |
| 00 b | $[\mathrm{Rs}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rs}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rs}]$ |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rd | R0 (SP) to R15 |

## XOR

Code Size

| Syntax |  | src | dest | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
| (1) XOR | src, dest | \#SIMM:8 | Rd | 4 |
|  |  | \#SIMM:16 | Rd | 5 |
|  |  | \#SIMM:24 | Rd | 6 |
|  |  | \#IMM:32 | Rd | 7 |
| (2) XOR | src, dest | Rs | Rd | 3 |
|  |  | [Rs].memex | Rd | $\begin{aligned} & 3 \text { (memex == UB) } \\ & 4 \text { (memex != UB) } \end{aligned}$ |
|  |  | dsp:8[Rs].memex | Rd | $\begin{aligned} & 4 \text { (memex == UB) } \\ & 5 \text { (memex != UB) } \end{aligned}$ |
|  |  | dsp:16[Rs].memex | Rd | $\begin{aligned} & 5 \text { (memex == UB) } \\ & 6 \text { (memex != UB) } \end{aligned}$ |

(1) XOR src, dest


| li[1:0] | src |
| :--- | :--- |
| 01b | \#SIMM:8 |
| 10b | \#SIMM:16 |
| 11b | \#SIMM:24 |
| 00b | \#IMM:32 |


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000 b to 1111b | Rd | R0 (SP) to R15 |

## (2) XOR src, dest

When memex == UB or src == Rs


When memex != UB


$\left\{\right.$| $\operatorname{ld}[1: 0]$ | srC |  |
| :---: | :--- | :--- |
| 11b | None |  |
| $00 b$ | None |  |
| $01 b$ | dsp:8 |  |
| $10 b$ | dsp:16 |  |


| mi[1:0] | memex |
| :--- | :--- |
| 00 b | B |
| 01 b | W |
| 10 b | L |
| 11 b | UW |$\quad$| Id[1:0] | src |
| :--- | :--- |
| 11 b | Rs |
| 00 b | $[\mathrm{Rs}]$ |
| 01 b | $\mathrm{dsp:8[Rs]}$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rs}]$ |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000 b to 1111b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{RO}(\mathrm{SP})$ to R15 |

## Section 5 EXCEPTIONS

### 5.1 Types of Exception

During the execution of a program by the CPU, the occurrence of certain events may necessitate suspending execution of the main flow of the program and starting the execution of another flow. Such events are called exceptions.

Figure 5.1 shows the types of exception.
The occurrence of an exception causes the processor mode to switch to supervisor mode.


Figure 5.1 Types of Exception

### 5.1.1 Undefined Instruction Exception

An undefined instruction exception occurs when execution of an undefined instruction (an instruction not implemented) is detected.

### 5.1.2 Privileged Instruction Exception

A privileged instruction exception occurs when execution of a privileged instruction is detected while operation is in user mode. Privileged instructions can only be executed in supervisor mode.

### 5.1.3 Access Exception

When it detects an error in memory access, the CPU generates an access exception. Detection of memory protection errors for memory protection units generates exceptions of two types: instruction-access exceptions and operand-access exceptions.

### 5.1.4 Floating-Point Exceptions

Floating-point exceptions include the five specified in the IEEE754 standard, namely overflow, underflow, inexact, division-by-zero, and invalid operation, and a further floating-point exception that is generated on the detection of unimplemented processing. The exception processing of floating-point exceptions is masked when the EX, EU, EZ, EO, or EV bit in FPSW is 0 .

### 5.1.5 Reset

A reset through input of the reset signal to the CPU causes the exception handling. This has the highest priority of any exception and is always accepted.

### 5.1.6 Non-Maskable Interrupt

The non-maskable interrupt is generated by input of the non-maskable interrupt signal to the CPU and is only used when the occurrence of a fatal fault has been detected in the system. Never end the exception handling routine for the nonmaskable interrupt with an attempt to return to the program that was being executed at the time of interrupt generation.

### 5.1.7 Interrupts

Interrupts are generated by the input of interrupt signals to the CPU. The interrupt with the highest priority can be selected for handling as a fast interrupt. In the case of the fast interrupt, hardware pre-processing and hardware postprocessing are handled fast. The priority level of the fast interrupt is fifteen (the highest). The exception processing of interrupts is masked when the I bit in PSW is 0 .

### 5.1.8 Unconditional Trap

An unconditional trap is generated when the INT or BRK instruction is executed.

### 5.2 Exception Handling Procedure

For exception handling, part of the processing is handled automatically by hardware and part is handled by a program (the exception handling routine) that has been written by the user. Figure 5.2 shows the handling procedure when an exception other than a reset is accepted.


Figure 5.2 Outline of the Exception Handling Procedure

When an exception is accepted, hardware processing by the RXv2 CPU is followed by vector table access to acquire the address of the branch destination. A vector address is allocated to each exception. The branch destination address of the exception handling routine for the given exception is written to each vector address.

Hardware pre-processing by the RXv2 CPU handles saving of the contents of the program counter (PC) and processor status word (PSW). In the case of the fast interrupt, the contents are saved in the backup PC (BPC) and the backup PSW (BPSW), respectively. In the case of other exceptions, the contents are preserved in the stack area. General purpose registers and control registers other than the PC and PSW that are to be used within the exception handling routine must be preserved on the stack by user program code at the start of the exception handling routine.

On completion of processing by most exception handling routine, registers preserved under program control are restored and the RTE instruction is executed to restore execution from the exception handling routine to the original program. For return from the fast interrupt, the RTFI instruction is used instead. In the case of the non-maskable interrupt, however, end the program or reset the system without returning to the original program.

Hardware post-processing by the RXv2 CPU handles restoration of the pre-exception contents of the PC and PSW. In the case of the fast interrupt, the contents of the BPC and BPSW are restored to the PC and PSW, respectively. In the case of other exceptions, the contents are restored from the stack area to the PC and PSW.

### 5.3 Acceptance of Exceptions

When an exception occurs, the CPU suspends the execution of the program and processing branches to the start of the exception handling routine.

### 5.3.1 Timing of Acceptance and Saved PC Value

Table 5.1 lists the timing of acceptance and program counter (PC) value to be saved for each type of exception event.
Table 5.1 Timing of Acceptance and Saved PC Value

| Exception |  | Type of Handling | Timing of Acceptance | Value Saved in the BPCI on the Stack |
| :---: | :---: | :---: | :---: | :---: |
| Undefined instruction exception |  | Instruction canceling type | During instruction execution | PC value of the instruction that is generated by the exception |
| Privileged instruction exception |  | Instruction canceling type | During instruction execution | PC value of the instruction that is generated by the exception |
| Access exception |  | Instruction canceling type | During instruction execution | PC value of the instruction that is generated by the exception |
| Floating-point exceptions |  | Instruction canceling type | During instruction execution | PC value of the instruction that is generated by the exception |
| Reset |  | Program abandonment type | Any machine cycle | None |
| Nonmaskable interrupt | During execution of the RMPA, SCMPU, SMOVB, SMOVF, SMOVU, SSTR, SUNTIL, and SWHILE instructions | Instruction suspending type | During instruction execution | PC value of the instruction being executed |
|  | Other than the above | Instruction completion type | At the next break between instructions | PC value of the next instruction |
| Interrupts | During execution of the RMPA, SCMPU, SMOVB, SMOVF, SMOVU, SSTR, SUNTIL, and SWHILE instructions | Instruction suspending type | During instruction execution | PC value of the instruction being executed |
|  | Other than the above | Instruction completion type | At the next break between instructions | PC value of the next instruction |
| Unconditional trap |  | Instruction completion type | At the next break between instructions | PC value of the next instruction |

### 5.3.2 Vector and Site for Preserving the PC and PSW

The vector for each type of exception and the site for preserving the contents of the program counter (PC) and processor status word (PSW) are listed in table 5.2.

Table 5.2 Vector and Site for Preserving the PC and PSW

| Exception | Vector | Site for Preserving the PC <br> and PSW |
| :--- | :--- | :--- |
| Undefined instruction exception | Exception vector table | Stack |
| Privileged instruction exception | Exception vector table | Stack |
| Access exception | Exception vector table | Stack |
| Floating-point exceptions | Exception vector table | Stack |
| Reset | Exception vector table | Nowhere |
| Non-maskable interrupt | Exception vector table | Stack |
| Interrupts $\quad$ Fast interrupt | FINTV | BPC and BPSW |
|  | Other than the above | Interrupt vector table |
| Unconditional trap | Interrupt vector table | Stack |

### 5.4 Hardware Processing for Accepting and Returning from Exceptions

This section describes the hardware processing for accepting and returning from an exception other than a reset.
(1) Hardware pre-processing for accepting an exception
(a) Preserving the PSW
(For the fast interrupt)
PSW $\rightarrow$ BPSW
(For other exceptions)
PSW $\rightarrow$ Stack area
Note: The FPSW is not preserved by hardware pre-processing. Therefore, if this is used within the exception handling routine for floating-point instructions, the user should ensure that it is preserved in the stack area from within the exception handling routine.
(b) Updating of the PM, U, and I bits in the PSW

I: Cleared to 0
U : Cleared to 0
PM: Cleared to 0
(c) Preserving the PC
(For the fast interrupt)
PC $\rightarrow$ BPC
(For other exceptions)
PC $\rightarrow$ Stack area
(d) Set the branch-destination address of the exception handling routine in the PC

Processing is shifted to the exception handling routine by acquiring the vector corresponding to the exception and branching accordingly.
(2) Hardware post-processing for executing RTE and RTFI instructions
(a) Restoring the PSW
(For the fast interrupt)
BPSW $\rightarrow$ PSW
(For other exceptions)
Stack area $\rightarrow$ PSW
(b) Restoring the PC
(For the fast interrupt)
BPC $\rightarrow$ PC
(For other exceptions)
Stack area $\rightarrow$ PC
(c) Clearing the LI flag

### 5.5 Hardware Pre-processing

The sequences of hardware pre-processing from reception of each exception request to execution of the associated exception handling routine are explained below.

### 5.5.1 Undefined Instruction Exception

(1) The value of the processor status word (PSW) is saved on the stack (ISP).
(2) The processor mode select bit (PM), the stack pointer select bit (U), and the interrupt enable bit (I) in the PSW are cleared to 0 .
(3) The value of the program counter (PC) is saved on the stack (ISP).
(4) The vector is fetched from the value of EXTB + address 0000 005Ch.
(5) The PC is set to the fetched address and processing branches to the start of the exception handling routine.

### 5.5.2 Privileged Instruction Exception

(1) The value of the processor status word (PSW) is saved on the stack (ISP).
(2) The processor mode select bit (PM), the stack pointer select bit (U), and the interrupt enable bit (I) in the PSW are cleared to 0 .
(3) The value of the program counter (PC) is saved on the stack (ISP).
(4) The vector is fetched from the value of EXTB + address 00000050 h .
(5) The PC is set to the fetched address and processing branches to the start of the exception handling routine.

### 5.5.3 Access Exception

(1) The value of the processor status word (PSW) is saved on the stack (ISP).
(2) The processor mode select bit (PM), the stack pointer select bit (U), and the interrupt enable bit (I) in the PSW are cleared to 0 .
(3) The value of the program counter (PC) is saved on the stack (ISP).
(4) The vector is fetched from the value of EXTB + address 00000054 h .
(5) The PC is set to the fetched address and processing branches to the start of the exception handling routine.

### 5.5.4 Floating-Point Exceptions

(1) The value of the processor status word (PSW) is saved on the stack (ISP).
(2) The processor mode select bit (PM), the stack pointer select bit (U), and the interrupt enable bit (I) in the PSW are cleared to 0 .
(3) The value of the program counter (PC) is saved on the stack (ISP).
(4) The vector is fetched from the value of EXTB + address 00000064 h .
(5) The PC is set to the fetched address and processing branches to the start of the exception handling routine.

### 5.5.5 Reset

(1) The control registers are initialized.
(2) The address of the processing routine is fetched from the vector address, FFFFFFFCh.
(3) The PC is set to the fetched address.

### 5.5.6 Non-Maskable Interrupt

(1) The value of the processor status word (PSW) is saved on the stack (ISP).
(2) The processor mode select bit (PM), the stack pointer select bit (U), and the interrupt enable bit (I) in the PSW are cleared to 0 .
(3) If the interrupt was generated during the execution of an RMPA, SCMPU, SMOVB, SMOVF, SMOVU, SSTR, SUNTIL, or SWHILE instruction, the value of the program counter (PC) for that instruction is saved on the stack (ISP). For other instructions, the PC value of the next instruction is saved.
(4) The processor interrupt priority level bits (IPL[3:0]) in the PSW are set to Fh.
(5) The vector is fetched from the value of EXTB + address 00000078 h .
(6) The PC is set to the fetched address and processing branches to the start of the exception handling routine.

### 5.5.7 Interrupts

(1) The value of the processor status word (PSW) is saved on the stack (ISP) or, for the fast interrupt, in the backup PSW (BPSW).
(2) The processor mode select bit (PM), the stack pointer select bit (U), and the interrupt enable bit (I) in the PSW are cleared to 0 .
(3) If the interrupt was generated during the execution of an RMPA, SCMPU, SMOVB, SMOVF, SMOVU, SSTR, SUNTIL, or SWHILE instruction, the value of the program counter (PC) for that instruction is saved. For other instructions, the PC value of the next instruction is saved. Saving of the PC is in the backup PC (BPC) for fast interrupts and on the stack for other interrupts.
(4) The processor interrupt priority level bits (IPL[3:0]) in the PSW indicate the interrupt priority level of the interrupt.
(5) The vector for an interrupt source other than the fast interrupt is fetched from the interrupt vector table. For the fast interrupt, the address is fetched from the fast interrupt vector register (FINTV).
(6) The PC is set to the fetched address and processing branches to the start of the exception handling routine.

### 5.5.8 Unconditional Trap

(1) The value of the processor status word (PSW) is saved on the stack (ISP).
(2) The processor mode select bit (PM), the stack pointer select bit (U), and the interrupt enable bit (I) in the PSW are cleared to 0 .
(3) The value of the program counter (PC) is saved on the stack (ISP).
(4) For the INT instruction, the value at the vector corresponding to the INT instruction number is fetched from the interrupt vector table.
For the BRK instruction, the value at the vector from the start address is fetched from the interrupt vector table.
(5) The PC is set to the fetched address and processing branches to the start of the exception handling routine.

### 5.6 Return from Exception Handling Routines

Executing the instructions listed in table 5.3 at the end of the corresponding exception handling routines restores the values of the program counter (PC) and processor status word (PSW) that were saved on the stack or in control registers (BPC and BPSW) immediately before the exception handling sequence.

Table 5.3 Return from Exception Handling Routines

| Exception | Instruction for Return |
| :--- | :--- |
| Undefined instruction exception | RTE |
| Privileged instruction exception | RTE |
| Access exception | RTE |
| Floating-point exceptions* | RTE |
| Reset | Return is impossible |
| Non-maskable interrupt | Disabled |
| Interrupts $\quad$ Fast interrupt | RTFI |
|  | Other than the above |
| Unconditional trap | RTE |

### 5.7 Order of Priority for Exceptions

The order of priority for exceptions is given in table 5.4. When multiple exceptions are generated at the same time, the exception with the highest priority is accepted first.

Table 5.4 Order of Priority for Exceptions

| Order of Priority |  | Exception |
| :---: | :---: | :---: |
| High | 1 | Reset |
| $\uparrow$ | 2 | Non-maskable interrupt |
|  | 3 | Interrupts |
|  | 4 | Instruction access exception |
|  | 5 | Undefined instruction exception |
|  |  | Privileged instruction exception |
|  | 6 | Unconditional trap |
|  | 7 | Operand access exception |
| Low | 8 | Floating-point exceptions* |

## Index

Numerics0 flush bit of denormalized number (DN bit) ..... 22
A
access exception ..... 303
accumulator (ACC) ..... 23
accumulator direct ..... 40
B
backup PC (BPC) ..... 19
backup PSW (BPSW) ..... 19
bitwise operations ..... 30
BPC (backup PC) ..... 19
BPSW (backup PSW) ..... 19

## C

C flag (carry flag) ..... 18
carry flag (C flag) ..... 18
CE flag (unimplemented processing cause flag) ..... 21
CO flag (overflow cause flag) ..... 21
control register direct ..... 39
control registers ..... 15
CU flag (underflow cause flag) ..... 21
CV flag (invalid operation cause flag) ..... 21
CX flag (inexact cause flag) ..... 21
CZ flag (division-by-zero cause flag) ..... 21
D
division-by-zero cause flag (CZ flag) ..... 21
division-by-zero exception enable bit (EZ bit) ..... 22
division-by-zero flag (FZ flag) ..... 22
DN bit (0 flush bit of denormalized number) ..... 22

## E

EO bit (overflow exception enable bit) ..... 22
EU bit (underflow exception enable bit) ..... 22
EV bit (invalid operation exception enable bit) ..... 22
EX bit (inexact exception enable bit) ..... 22
exception vector table ..... 32
EXTB (exception vector table register) ..... 22
EZ bit (division-by-zero exception enable bit) ..... 22

## F

fast interrupt vector register (FINTV) ..... 19
FINTV (fast interrupt vector register) ..... 19
floating-point ..... 29
floating-point error summary flag (FS flag) ..... 22
floating-point exceptions ..... 24
floating-point rounding-mode setting bits (RM[1:0] bits) ..... 21
floating-point status word (FPSW) ..... 20
FO flag (overflow flag) ..... 22
FPSW (floating-point status word) ..... 20
FS flag (floating-point error summary flag) ..... 22
FU flag (underflow flag) ..... 22
FV flag (invalid operation flag) ..... 22
FX flag (inexact flag) ..... 22
FZ flag (division-by-zero flag) ..... 22
G
general-purpose registers (R0 (SP) to R15) ..... 15

## I

I bit (interrupt enable bit) ..... 18
immediate ..... 37
indexed register indirect ..... 39
inexact cause flag (CX flag) ..... 21
inexact exception enable bit (EX bit) ..... 22
inexact flag (FX flag) ..... 22
INTB (interrupt table register) ..... 16
integer ..... 29
interrupt enable bit (I bit) ..... 18
interrupt stack pointer (ISP) ..... 16
interrupt table register (INTB) ..... 16
interrupt vector table ..... 33
interrupts ..... 303
invalid operation cause flag (CV flag) ..... 21
invalid operation exception enable bit (EV bit) ..... 22
invalid operation flag (FV flag) ..... 22
IPL[3:0] bits (processor interrupt priority level) ..... 18
ISP (interrupt stack pointer) ..... 16

## N

NaN (Not a Number) ..... 26
non-maskable interrup ..... 303
O flag (overflow flag) ..... 18
order of priority for exceptions ..... 311
overflow cause flag (CO flag) ..... 21
overflow exception enable bit (EO bit) ..... 22
overflow flag (FO flag) ..... 22
overflow flag (O flag) ..... 18
P

P
PC (program counter) ..... 16
PM bit (processor mode select bit) ..... 18
post-increment register indirect ..... 39
pre-decrement register indirect ..... 39
privileged instruction ..... 28
privileged instruction exception ..... 303
processor interrupt priority level (IPL[3:0] bits) ..... 18
processor mode ..... 28
processor mode select bit (PM bit) ..... 18
processor status word (PSW) ..... 17
program counter (PC) ..... 16
program counter relative ..... 40
PSW (processor status word) ..... 17
PSW direct. ..... 40
Q
QNaN (Quiet NaN)
QNaN (Quiet NaN)
R
R0 (SP) to R15 (general-purpose registers) ..... 15
register (n) ..... 53
register direct ..... 38
register indirect ..... 38
register relative ..... 38
register_num (Rn) ..... 53
reset. ..... 303
RM[1:0] bits (floating-point rounding-mode setting bits) ..... 21
Rounding to the nearest value ..... 21
Rounding towards $-\infty$ ..... 21
Rounding towards $+\infty$ ..... 21
Rounding towards 0 ..... 21

## 0 <br> 0

路
26
26
Q ..... 

## S

S flag (sign flag) ..... 18
sign flag (S flag) ..... 18
size extension specifier ..... 55

REVISION HISTORY RX Family RXv2 Instruction Set Architecture Software

|  |  | Description |  |
| :--- | :--- | :--- | :--- |
| Rev. | Date | Page | Summary |
| 1.00 | Nov 12, 2013 | - | First edition issued |

RX Family RXv2 Instruction Set Architecture User's Manual: Software

Publication Date: Rev.1.00 Nov 12, 2013

Published by: Renesas Electronics Corporation

Refer to "http://www.renesas.com/" for the latest and detailed information.

## Renesas Electronics America Inc

2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A
Tel: +1-408-588-6000, Fax: +1-408-588-6130
Renesas Electronics Canada Limited
1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada
Tel: +1-905-898-5441, Fax: +1-905-898-3220
Tel: +1-905-898-5441, Fax: +1-905-898-3220
Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-651-700, Fax: +44-1628-651-804
Renesas Electronics Europe GmbH
Arcadiastrasse 10, 40472 Düsseldorf, Germany
Tel: +49-211-65030, Fax: +49-211-6503-1327
Renesas Electronics (China) Co., Ltd.
7th Floor, Quantum Plaza, No. 27 ZhiChunLu Haidian District, Beijing 100083, P.R.China
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679
Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No. 1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China
Tel: +86-21-5877-1818, Fax: +86-21-6887-7858/-7898
Renesas Electronics Hong Kong Limited
Unit 1601-1613, 16/F., Tower 2 Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2886-9318, Fax: +852 2886-9022/9044
Renesas Electronics Taiwan Co., Ltd.
13F, No. 363, Fu Shing North Road, Taipei, Taiwan
Tel: $+886-2-8175-9600$, Fax: +886 2-8175-9670
Tel: +886-2-8175-9600, Fax: +886 2-8175-9670
Renesas Electronics Singapore Pte. Ltd.
80 Bendemeer Road, Unit \#06-02 Hyflux Innovation Centre Singapore 339949
Tel: $+65-6213-0200$, Fax: +65-6213-0300
Tel: +65-6213-0200, Fax: +65-6213-0300
Renesas Electronics Malaysia Sdn.Bhd.
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jn Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510
Renesas Electronics Korea Co., Ltd.
11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea
Tel: +82-2-558-3737, Fax: +82-2-558-5141


[^0]:    Notes: 1. Values from 0 to 127 are always specified as the instruction code for zero extension.
    2. For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $510(255 \times 2)$ can be specified when the size extension specifier is .W or .UW, or values from 0 to $1020(255 \times 4)$ when the specifier is .L. With dsp:16, values from 0 to $131070(65535 \times 2)$ can be specified when the size extension specifier is.$W$ or .UW, or values from 0 to $262140(65535 \times 4)$ when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

[^1]:    Notes: 1. For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is.$W$ ) as the displacement value (dsp:5, dsp:8, dsp:16). With dsp:5, values from 0 to $62(31 \times 2)$ can be specified when the size specifier is.$W$. With dsp:8, values from 0 to $510(255 \times 2)$ can be specified when the size specifier is.$W$. With dsp:16, values from 0 to 131070 ( 65535 $\times 2$ ) can be specified when the size specifier is.$W$. The value divided by 2 will be stored in the instruction code.
    2. In cases of load with post-increment and load with pre-decrement, if the same register is specified for Rs and Rd , the data transferred from the memory location are saved in Rd.

[^2]:    Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is.$W$, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $510(255 \times 2)$ can be specified when the size specifier is.$W$, or values from 0 to $1020(255 \times 4)$ when the specifier is .L. With dsp:16, values from 0 to 131070 ( $65535 \times 2$ ) can be specified when the size specifier is.$W$, or values from 0 to $262140(65535 \times 4)$ when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

