

# RX Family RXv2 Instruction Set Architecture User's Manual: Software

RENESAS 32-Bit MCU RX Family

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (http://www.renesas.com).

Renesas Electronics www.renesas.com

Rev.1.00 Nov 2013

#### Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

# Preface

This manual has been prepared to give the users a thorough understanding of the RXv2 instruction set architecture (RXv2) software as well as the ability to fully utilize the functions.

This manual contains detailed descriptions of CPU features and instruction sets, useful for a wide range of applications.

For information about RX Family hardware products and development support tools, also refer to the user's manuals or the operation manuals for the respective products.

# Notation in This Manual

The following is a list of the elements of the notation used in this manual.

Classification	Notation	Meaning							
Symbols	IMM	Immediate value							
	SIMM	Immediate value for sign extension according to the processing size							
	UIMM	Immediate value for zero extension according to the processing size							
	src	Source of an instruction operand							
	dest	Destination of an instruction operand							
	dsp	Displacement of relative addressing							
	pcdsp	Displacement of relative addressing of the program counter							
	[]	Represents indirect addressing							
	Rn	General-purpose register. R0 to R15 are specifiable unless stated otherwise.							
	Rs	General-purpose register as a source. R0 to R15 are specifiable unless stated otherwise.							
	Rs2	In the instructions where two general-purpose registers can be specified for operand, the first general-purpose register specified as a source is described as Rs and the second general-purpose register specified as a source is described as Rs2.							
	Rd	General-purpose register as a destination. R0 to R15 are specifiable unless stated otherwise.							
	Rd2	In the instructions where two general-purpose registers can be specified for operand, the first general-purpose register specified as a destination is described as Rd and the second general-purpose register specified as a destination is described as Rd2.							
	Rb	General-purpose register specified as a base register. R0 to R15 are specifiable unless stated otherwise.							
	Ri	General-purpose register as an index register. R0 to R15 are specifiable unless stated otherwise.							
	Rx	Represents a control register. The PC, ISP, USP, INTB, EXTB, PSW, BPC, BPSW, FINTV, and FPSW are selectable, although the PC is only selectable as the src operand of MVFC and PUSHC instructions.							
	flag	Represents a bit (U or I) or flag (O, S, Z, or C) in the PSW.							
	Adest	Accumulator as a destination. A0 and A1 are specifiable.							
	Asrc	Accumulator as a source. A0 and A1 are specifiable.							
	tmp, tmp0, tmp1, tmp2, tmp3	Temporary registers							
Values	000 <u>b</u>	Binary number							
	0000 <u>h</u>	Hexadecimal number							

Classification	Notation	Meaning					
Bit length	#IMM <u>:8</u> etc.	Represents the effective bit length for the operand symbol.					
	<u>:1</u>	Indicates an effective length of one bit.					
	<u>:2</u>	Indicates an effective length of two bits.					
	<u>:3</u>	Indicates an effective length of three bits.					
	<u>:3</u> <u>:4</u> :5	Indicates an effective length of four bits.					
	<u>:5</u>	Indicates an effective length of five bits.					
	<u>:8</u>	Indicates an effective length of eight bits.					
	<u>:16</u>	Indicates an effective length of 16 bits.					
	<u>:24</u>	Indicates an effective length of 24 bits.					
	:32	Indicates an effective length of 32 bits.					
Size specifiers	MOV <u>.W</u> etc.	Indicates the size that an instruction handles.					
	<u>.B</u>	Byte (8 bits) is specified.					
	<u>.W</u>	Word (16 bits) is specified.					
	<u>.L</u>	Longword (32 bits) is specified.					
Branch distance specifiers	BRA <u>.A</u> etc.	Indicates the length of the valid bits to represent the distance to the branch relative destination.					
	<u>.S</u>	3-bit PC forward relative is specified. The range of valid values is 3 to 10.					
	<u>.B</u>	8-bit PC relative is specified. The range of valid values is -128 to 127.					
	<u>.W</u>	16-bit PC relative is specified. The range of valid values is -32768 to 32767.					
	.Α	24-bit PC relative is specified. The range of valid values is -8388608 to 8388607.					
	<u>.L</u>	32-bit PC relative is specified. The range of valid values is –2147483648 to 2147483647.					
Size extension specifiers added to	dsp:16[Rs] <u>.UB</u> etc.	Indicates the size of a memory operand and the type of extension. If the specifier is omitted, the memory operand is handled as longword.					
memory operands	<u>.B</u>	Byte (8 bits) is specified. The extension is sign extension.					
	<u>.UB</u>	Byte (8 bits) is specified. The extension is zero extension.					
	<u>.W</u>	Word (16 bits) is specified. The extension is sign extension.					
	<u>.UW</u>	Word (16 bits) is specified. The extension is zero extension.					

Operations	(Operations in this r	nanual are written in accord with C language syntax. The following is the					
	notation in this man	ual.)					
	=	Assignment operator. The value on the right is assigned to the variable the left.					
	-	Indicates negation as a unary operator or a "difference" as a binary oper					
	+	Indicates "sum" as a binary operator.					
	*	Indicates a pointer or a "product" as a binary operator.					
	/	Indicates "quotient" as a binary operator.					
	%	Indicates "remainder" as a binary operator.					
	~	Indicates bit-wise "NOT" as a unary operator.					
	&	Indicates bit-wise "AND" as a binary operator.					
		Indicates bit-wise "OR" as a binary operator.					
	٨	Indicates bit-wise "Exclusive OR" as a binary operator.					
	•	Indicates the end of a statement.         Indicates the start and end of a complex sentence. Multiple statements c be put in { }.         Indicates an if-statement. The expression is evaluated; statement 1 is executed if the result is true and statement 2 is executed if the result is fa         Indicates a for-statement. After executing statement 1 and then evaluating the expression, statement 3 is executed if the result is true. After statement 3 is evaluated after executing statement 2.					
	{ }						
	if (expression) statement 1 else statement 2						
	for (statement 1; expression; statement 2) statement 3						
	do statement while (expression);	Indicates a do-statement. As long as the expression is true, the statement executed. Regardless of whether the expression is true or false, the statement is executed at least once.					
	while (expression) statement	Indicates a while-statement. As long as the expression is true, the staten is executed.					
Operations	==, !=	Comparison operators. "==" means "is equal to" and "!=" means "is not equal to".					
	>, <	Comparison operators. ">" means "greater than" and "<" means "less th					
	>=, <=	Comparison operators. The condition includes "==" as well as ">" or "<"					
	&&	Logical operator. Indicates the "AND" of the conditions to the left and right the operator.					
	II	Logical operator. Indicates the "OR" of the conditions to the left and righ the operator.					
	<<, >>	Shift operators, respectively indicating leftward and rightward shifts.					
	!	Logical operator, that is, inversion of the boolean value of a variable or expression.					
Floating point number	NaN	Not a number					
Floating-point	SNaN	Signaling NaN					
standard	QNaN	Quiet NaN					

# Contents

Preface	
List of RXv2 Instruction Set Architecture Instructions for RX	Family 9
Quick Page Reference in Alphabetical Order	
	, ,
Section 1 CPU Programming Model	
1.1 Features	
1.2 Register Set of the CPU	
1.2.1 General-Purpose Registers (R0 to R15)	
1.2.2 Control Registers	
1.2.2.1 Interrupt Stack Pointer (ISP)/User Stack Pointer (US	SP) 16
1.2.2.2 Interrupt Table Register (INTB)	
1.2.2.3 Program Counter (PC)	
1.2.2.4 Processor Status Word (PSW)	
1.2.2.5 Backup PC (BPC)	
1.2.2.6 Backup PSW (BPSW)	
1.2.2.7 Fast Interrupt Vector Register (FINTV)	
1.2.2.8 Floating-Point Status Word (FPSW)	
1.2.2.9 Exception Vector Table Register (EXTB)	
1.2.3 Accumulator	
1.3 Floating-Point Exceptions	
1.3.1 Overflow	
1.3.2 Underflow	
1.3.3 Inexact	
1.3.4 Division-by-Zero	
1.3.5 Invalid Operation	
1.3.6 Unimplemented Processing	
1.4 Processor Mode	
1.4.1 Supervisor Mode	
1.4.2 User Mode	
1.4.3 Privileged Instruction	
1.4.4 Switching Between Processor Modes	
1.5 Data Types	
1.5.1 Integer	
1.5.2 Floating-Point	
1.5.3 Bitwise Operations	
1.5.4 Strings	
1.6 Data Arrangement	
1.6.1 Data Arrangement in Registers	
1.6.2 Data Arrangement in Memory	
1.7 Vector Table	
1.7.1 Exception Vector Table	
1.7.2 Interrupt Vector Table	
1.8 Address Space	
Section 2 Addressing Modes	
2.1 Guide to This Section	
2.2 Addressing Modes	
2.2.1 Ranges for Immediate Values	
Section 3 Instruction Descriptions	40
3.1 Overview of Instruction Set	
3.2 List of RXv2 Extended Instruction Set	
3.2.1 RXv2 Newly Added Instructions	
3.2.2 Specification Extended Instructions	
3.3 Guide to This Section	
3.4 Instructions in Detail	

Section 4	Instruction Code	207
4.1 Gu	ide to This Section	
4.2 Ins	truction Code Described in Detail	
Section 5	5 EXCEPTIONS	302
	pes of Exception	
5.1.1	Undefined Instruction Exception	
5.1.2	Privileged Instruction Exception	
5.1.3	Access Exception	
5.1.4	Floating-Point Exceptions	
5.1.5	Reset	
5.1.6	Non-Maskable Interrupt	
5.1.7	Interrupts	
5.1.8	Unconditional Trap	
5.2 Ex	ception Handling Procedure	
5.3 Ac	ceptance of Exceptions	
5.3.1	Timing of Acceptance and Saved PC Value	
5.3.2	Vector and Site for Preserving the PC and PSW	
5.4 Ha	rdware Processing for Accepting and Returning from Exceptions	
5.5 Ha	rdware Pre-processing	
5.5.1	Undefined Instruction Exception	
5.5.2	Privileged Instruction Exception	
5.5.3	Access Exception	
5.5.4	Floating-Point Exceptions	
5.5.5	Reset	
5.5.6	Non-Maskable Interrupt	
5.5.7	Interrupts	
5.5.8	Unconditional Trap	
	turn from Exception Handling Routines	
5.7 Or	ler of Priority for Exceptions	
Index		312
REVISI	ON HISTORY	314

# List of RXv2 Instruction Set Architecture Instructions for RX Family

Mnemonic		Function	Instruction Described in Detail (on Page)	Instruction Code Described in Detail (on Page)
ABS		Absolute value	58	211
ADC		Addition with carry	59	212
ADD		Addition without carry	60	213
AND		Logical AND	62	215
BCLR		Clearing a bit	64	217
BCnd	BGEU	Relative conditional branch	65	219
	BC	-	65	219
	BEQ	-	65	219
	BZ	-	65	219
	BGTU	-	65	219
	BPZ	-	65	219
	BGE	-	65	219
	BGT	-	65	219
	BO	-	65	219
	BLTU	-	65	219
	BNC	-	65	219
	BNE	-	65	219
	BNZ	-	65	219
	BLEU	-	65	219
	BN	-	65	219
	BLE	-	65	219
	BLT	-	65	219
	BNO	-	65	219
BMCnd	BMGEU	Conditional bit transfer	66	221
	BMC	-	66	221
	BMEQ	-	66	221
	BMZ	-	66	221
	BMGTU	-	66	221
	BMPZ	-	66	221
	BMGE	-	66	221
	BMGT	-	66	221
	BMO	-	66	221
	BMLTU	-	66	221
	BMNC	-	66	221
	BMNE	-	66	221
	BMNZ	-	66	221
	BMLEU	-	66	221
	BMN	-	66	221
	BMLE	-	66	221
	BMLT	-	66	221
	BMNO	-	66	221
BNOT		Inverting a bit	68	222



# Quick Page Reference in Alphabetical Order (2 / 4)

Mnemonic	Function	Instruction Described in Detail (on Page)	Instruction Code Described in Detail (on Page)		
BRA	Unconditional relative branch	69	224		
BRK	Unconditional trap	70	225		
BSET	Setting a bit	71	225		
BSR	Relative subroutine branch	72	227		
BTST	Testing a bit	73	228		
CLRPSW	Clear a flag or bit in the PSW	74	230		
CMP	Comparison	75	231		
DIV	Signed division	76	233		
DIVU	Unsigned division	78	235		
EMACA	Extend multiply-accumulate to the accumulator	80	236		
EMSBA	Extended multiply-subtract to the accumulator	81	236		
EMUL	Signed multiplication	82	237		
EMULA	Extended multiply to the accumulator	84	238		
EMULU	Unsigned multiplication	85	238		
FADD	Floating-point addition	87	240		
FCMP	Floating-point comparison	90	241		
FDIV	Floating-point division	93	242		
FMUL	Floating-point multiplication	95	243		
FSQRT	Floating-point square root	98	244		
FSUB	Floating-point subtraction	98	245		
FTOI	Floating point to integer conversion	103	246		
FTOU	Floating point to integer conversion	106	246		
INT	Software interrupt	109	247		
ITOF	Integer to floating-point conversion	110	247		
JMP	Unconditional jump	112	248		
JSR	Jump to a subroutine	113	248		
MACHI	Multiply-Accumulate the high-order word	114	249		
MACLH	Multiply-Accumulate the lower-order word and higher-order word	115	249		
MACLO	Multiply-Accumulate the low-order word	116	250		
MAX	Selecting the highest value	117	250		
MIN	Selecting the lowest value	118	252		
MOV	Transferring data	119	253		
MOVCO	Storing with LI flag clear	122	258		
MOVLI	Loading with LI flag set	123	258		
MOVU	Transfer unsigned data	124	259		
MSBHI	Multiply-Subtract the higher-order word	126	260		
MSBLH	Multiply-Subtract the lower-order word and higher-order word	127	260		
MSBLO	Multiply-Subtract the lower-order word	128	261		
MUL	Multiplication	129	261		
MULHI	Multiply the high-order word	131	263		
MULLH	Multiply the lower-order word and higher- order word	132	263		
MULLO	Multiply the low-order word	133	264		



# Quick Page Reference in Alphabetical Order (3 / 4)

Mnemonic	Function	Instruction Described in Detail (on Page)	Instruction Code Described in Detail (on Page)
MVFACGU	Move the guard longword from the accumulator	134	264
MVFACHI	Move the high-order longword from accumulator	135	265
MVFACLO	Move the lower-order longword from the accumulator	136	265
MVFACMI	Move the middle-order longword from accumulator	137	266
MVFC	Transfer from a control register	138	266
MVTACGU	Move the guard longword to the accumulator	139	267
MVTACHI	Move the high-order longword to accumulator	140	267
MVTACLO	Move the low-order longword to accumulator	141	268
MVTC	Transfer to a control register	142	269
MVTIPL (privileged instruction)	Interrupt priority level setting	143	270
NEG	Two's complementation	144	271
NOP	No operation	145	271
NOT	Logical complementation	146	272
OR	Logical OR	147	273
POP	Restoring data from stack to register	149	274
POPC	Restoring a control register	150	275
POPM	Restoring multiple registers from the stack	151	275
PUSH	Saving data on the stack	152	276
PUSHC	Saving a control register	153	277
PUSHM	Saving multiple registers	154	277
RACL	Round the accumulator longword	155	278
RACW	Round the accumulator word	157	278
RDACL	Round the accumulator longword	159	279
RDACW	Round the accumulator word	161	279
REVL	Endian conversion	163	280
REVW	Endian conversion	164	280
RMPA	Multiply-and-accumulate operation	165	281
ROLC	Rotation with carry to left	167	281
RORC	Rotation with carry to right	168	282
ROTL	Rotation to left	169	282
ROTR	Rotation to right	170	283
ROUND	Conversion from floating-point to integer	171	284
RTE	Return from the exception	174	284
(privileged instruction)		., .	201
RTFI (privileged instruction)	Return from the fast interrupt	175	285
RTS	Returning from a subroutine	176	285
RTSD	Releasing stack frame and returning from subroutine	177	285



Mnemonic		Function	Instruction Described in Detail (on Page)	Instruction Code Described in Detail (on Page)
SATR		Saturation of signed 64-bit data for RMPA	180	286
SBB		Subtraction with borrow	181	287
SCCnd	SCGEU	Condition setting	182	288
	SCC	-	182	288
	SCEQ	-	182	288
	SCZ	-	182	288
	SCGTU	-	182	288
	SCPZ	-	182	288
	SCGE	-	182	288
	SCGT	-	182	288
	SCO	-	182	288
	SCLTU	-	182	288
	SCNC	-	182	288
	SCNE	-	182	288
	SCNZ	-	182	288
	SCLEU	-	182	288
	SCN	-	182	288
	SCLE	-	182	288
	SCLT	-	182	288
	SCNO	-	182	288
SCMPU		String comparison	184	288
SETPSW		Setting a flag or bit in the PSW	185	289
SHAR		Arithmetic shift to the right	186	290
SHLL		Logical and arithmetic shift to the left	187	291
SHLR		Logical shift to the right	188	292
SMOVB		Transferring a string backward	189	293
SMOVF		Transferring a string forward	190	293
SMOVU		Transferring a string	191	293
SSTR		Storing a string	192	294
STNZ		Transfer with condition	193	294
STZ		Transfer with condition	194	295
SUB		Subtraction without borrow	195	296
SUNTIL		Searching for a string	196	297
SWHILE		Searching for a string	198	297
TST		Logical test	200	298
UTOF		Integer to floating-point conversion	201	299
WAIT (privileged instruction)		Waiting	203	300
XCHG		Exchanging values	204	300
XOR		Logical exclusive or	206	301

# Quick Page Reference in Alphabetical Order (4 / 4)



# Section 1 CPU Programming Model

The RXv2 instruction set architecture (RXv2) has upward compatibility with the RXv1 instruction set architecture (RXv1).

- Adoption of variable-length instruction format As with RXv1, the RXv2 CPU has short formats for frequently used instructions, facilitating the development of efficient programs that take up less memory.
- Powerful instruction set

The RXv2 supports 109 selected instructions. Moreover, DSP instructions and floating-point operation instructions are added, thus realizing high-speed arithmetic processing.

Versatile addressing modes
 The RXv2 CPU has 11 versatile addressing modes, with register-register operations, register-memory operations, and bitwise operations included. Data transfer between memory locations is also possible.

# 1.1 Features

- Minimum instruction execution rate: One clock cycle
- Address space: 4-Gbyte linear addresses
- Register set of the CPU General purpose: Sixteen 32-bit registers Control: Ten 32-bit registers Accumulator: Two 72-bit registers
- Variable-length instruction format (lengths from one to eight bytes)
- 109 instructions/11 addressing modes Basic instructions: 75 Floating-point operation instructions: 11 DSP instructions: 23
- Processor modes
   Supervisor mode and user mode
- Vector tables
   Exception vector table and intermut
  - Exception vector table and interrupt vector table
- Memory protection unit (as an optional function)
- Data arrangement Selectable as little endian or big endian



# **1.2** Register Set of the CPU

The RXv2 CPU has sixteen general-purpose registers, ten control registers, and two accumulator used for DSP instructions.

R	) (SP) <sup>*1</sup>	b0 b31	
R	) (SP) '		ł
		ISP (Interrupt stack pointer)	
	1	USP (User stack pointer)	
R2	2	INTB (Interrupt table register)	
R	3		
R	4	PC (Program counter)	
R	5		
R	б	PSW (Processor status word)	
R	7	BPC (Backup PC)	
R	3		
R	9	BPSW (Backup PSW)	
R	10	FINTV (Fast interrupt vector regis	ster)
R	11	EDOW/ (Electing point status war	الم
R	12	FPSW (Floating-point status word	a)
R	13	EXTB (Exception table register)	
R	14		
R	15		

Figure 1.1 Register Set of the CPU



# **1.2.1** General-Purpose Registers (R0 to R15)

This CPU has sixteen 32-bit general-purpose registers (R0 to R15). R1 to R15 can be used as data register or address register.

R0, a general-purpose register, also functions as the stack pointer (SP). The stack pointer is switched to operate as the interrupt stack pointer (ISP) or user stack pointer (USP) by the value of the stack pointer select bit (U) in the processor status word (PSW).

### 1.2.2 Control Registers


This CPU has the following ten control registers.

- Interrupt stack pointer (ISP)
- User stack pointer (USP)
- Interrupt table register (INTB)
- Program counter (PC)
- Processor status word (PSW)
- Backup PC (BPC)
- Backup PSW (BPSW)
- Fast interrupt vector register (FINTV)
- Floating-point status word (FPSW)
- Exception table register (EXTB)



# **RX Family**

# 1.2.2.1 Interrupt Stack Pointer (ISP)/User Stack Pointer (USP)



The stack pointer (SP) can be either of two types, the interrupt stack pointer (ISP) or the user stack pointer (USP). Whether the stack pointer operates as the ISP or USP depends on the value of the stack pointer select bit (U) in the processor status word (PSW).


# 1.2.2.2 Interrupt Table Register (INTB)



Value after reset: Undefined

The interrupt table register (INTB) specifies the address where the interrupt vector table starts.

# **1.2.2.3 Program Counter (PC)**



Value after reset: Reset vector (Contents of addresses FFFFFFCh to FFFFFFFh)

The program counter (PC) indicates the address of the instruction being executed.



# **RX Family**

		531	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
		—		_	_		IPL	[3:0]	1	_		—	PM	—	_	U	I
Value after rea	set:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		o15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
		_	_	_	_	_	—	_	_	_	_	_	_	0	s	Z	С
Value after res	set:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	Syn	nbol	В	it Nam	е				Desc	ription	l					R/	w
b0	С		C	arry fla	g					carry l arry ha						R/	W
b1	Z		Ze	ero flag	)				0: Re	sult is	non-ze					R/	W
b2	S		Si	ign flag	J					sult is a sult is a	-			).		R/	W
b3	0		0	verflow	/ flag					overflo overflo						R/	W
b15 to b4	_		R	eserve	d					e bits a d be 0.		d as 0.	The w	rite va	lue	R/	W
b16	I*1		In	terrupt	enable	e bit			0: Interrupt disabled. 1: Interrupt enabled.						R/	W	
b17	U*1		Stack pointer select bit							<ul><li>0: Interrupt stack pointer (ISP) is selected.</li><li>1: User stack pointer (USP) is selected.</li></ul>						R/	W
b19, b18			R	eserve	d				These bits are read as 0. The write value should be 0.						R/	W	
b20	PM	*1,*2,	* <sup>3</sup> P	rocess	or mod	le sele	ct bit			perviso				1		R/	W
b23 to b21	_		R	eserve	d				These	er mod e bits a d be 0.	re rea			rite va	lue	R/	W
b27 to b24	IPL	3:0] <sup>*</sup>	<sup>*1</sup> Pi	rocess	or inter	rupt pi	iority I	evel	0 0 0 0 0 - 0 1 0 0 1 0 0 1 - 1 0 0 1 0 - 1 0 - 1 1 0 1 1 0 1 1 0	b24 ) 0: Pi ) 1: Pi 1 0: Pi 1 1: Pi 0 0: Pi 1 0: Pi	iority le iority le	evel 1 evel 2 evel 3 evel 4 evel 5 evel 6 evel 7 evel 8 evel 9 evel 10 evel 11 evel 12 evel 14	) <u>-</u> 3			R/	W
b31 to b28	_		R	eserve	d				These		re rea		-	rite val	lue	R/	W

### 1.2.2.4 Processor Status Word (PSW)



- Notes: 1. In user mode, writing to the IPL[3:0], PM, U, and I bits by an MVTC or POPC instruction is ignored. Writing to the IPL[3:0] bits by an MVTIPL instruction generates a privileged instruction exception.
  - 2. In supervisor mode, writing to the PM bit by an MVTC or POPC instruction is ignored, but writing to the other bits is possible.
  - 3. Switching from supervisor mode to user mode requires execution of an RTE instruction after having set the PM bit in the PSW saved on the stack to 1 or executing an RTFI instruction after having set the PM bit in the backup PSW (BPSW) to 1.

The processor status word (PSW) indicates results of instruction execution or the state of the CPU.

### C flag (Carry flag)

This flag retains the state of the bit after a carry, borrow, or shift-out has occurred.

### Z flag (Zero flag)

This flag is set to 1 if the result of an operation is 0; otherwise its value is cleared to 0.

#### S flag (Sign flag)

This flag is set to 1 if the result of an operation is negative; otherwise its value is cleared to 0.

#### O flag (Overflow flag)

This flag is set to 1 if the result of an operation overflows; otherwise its value is cleared to 0.

#### I bit (Interrupt enable bit)

This bit enables interrupt requests. When an exception is accepted, the value of this bit becomes 0.

#### U bit (Stack pointer select bit)

This bit specifies the stack pointer as either the ISP or USP. When an exception request is accepted, this bit is set to 0. When the processor mode is switched from supervisor mode to user mode, this bit is set to 1.

#### PM bit (Processor mode select bit)


This bit specifies the operating mode of the processor. When an exception is accepted, the value of this bit becomes 0.

#### IPL[3:0] bits (Processor interrupt priority level)

The IPL[3:0] bits specify the processor interrupt priority level as one of sixteen levels from zero to fifteen, where priority level zero is the lowest and priority level fifteen the highest. When the priority level of a requested interrupt is higher than the processor interrupt priority level, the interrupt is enabled. Setting the IPL[3:0] bits to level 15 (Fh) disables all interrupt requests. The IPL[3:0] bits are set to level 15 (Fh) when a non-maskable interrupt is generated. When interrupts in general are generated, the bits are set to the priority levels of accepted interrupts.




# **1.2.2.5** Backup PC (BPC)



Value after reset: Undefined

The backup PC (BPC) is provided to speed up response to interrupts. After a fast interrupt has been generated, the contents of the program counter (PC) are saved in the BPC.


# 1.2.2.6 Backup PSW (BPSW)



Value after reset: Undefined

The backup PSW (BPSW) is provided to speed up response to interrupts. After a fast interrupt has been generated, the contents of the processor status word (PSW) are saved in the BPSW. The allocation of bits in the BPSW corresponds to that in the PSW.

### **1.2.2.7** Fast Interrupt Vector Register (FINTV)



Value after reset: Undefined

The fast interrupt vector register (FINTV) is provided to speed up response to interrupts. The FINTV register specifies a branch destination address when a fast interrupt has been generated.



# **RX Family**

	b3	1	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	FS	S	FX	FU	FZ	FO	FV	—	—	—	—	_	—	_	—	—	—
Value after re	set: 0	)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	b1	5	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	_	-	EX	EU	EZ	EO	EV		DN	CE	СХ	CU	CZ	со	CV	RM	[1:0]
Value after re	set: 0	)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
Bit	Symb	bol	Bi	it Nam	e				Desc	riptior	1					R	w
b1, b0	b1, b0 RM[1:0] Floating-point rounding-mode setting bits					de				neares ds 0	st value	Э		R	Ŵ		
							1 0:	Round	toward	ds +∞							
b2	CV		In	validio	noratio	on caus	o flag			Round		ds $-\infty$	as hoo	n enco	untoro	d P	/(W) <sup>*1</sup>
02	Cv		111	valiu u	peratic	in cau:	se nag				-	n has b				u. r.	(~~)
b3	СО		0	verflov	v cause	e flag						s occur				R	/(W) <sup>*1</sup>
									1: Ov	erflow	has oo	curred	l.				
b4	CZ		Di	ivision	-by-zer	o caus	e flag				-	ero ha				R	/(W) <sup>*1</sup>
	CU			ndorflo		oo flog					-	has o		d.		В	/(W) <sup>*1</sup>
05	00		U	nderflo	w cau	se nag			0: No underflow has occurred. 1: Underflow has occurred.								(vv)
b6	СХ		In	exact	cause	flag			0: No inexact exception has been generated.								/(W) <sup>*1</sup>
						C						on has		-			
b7	CE			nimple ause fla		d proce	essing		0: No en	R	/(W) <sup>*1</sup>						
										implen counte		proce	ssing h	nas bee	en		
b8	DN			flush b umber	oit of de	enorma	lized					number.		andled	as a	R	/W
									1: A c	denorm	alized	numb	er is ha	andled	as 0.*²	2	
b9	_		R	eserve	d				This I 0.	This bit is read as 0. The write value should be 0.							
b10	EV				-	on exce	eption		0: Inv	alid op	eratio	n exce	otion is	mask	əd.	R	/W
				nable b						-		n exce			ed.		
b11	EO		0	verflov	v excel	otion e	nable l	bit			-	tion is i				R	/W
b12	EZ			ivision	-by-zor	o exce	ntion					tion is o			ad a	P	/W
012	LZ			nable b	•	U EXCE	puon				-	exceb exceb					vv
b13	EU		U	nderflo	w exce	eption	enable	bit			-	ption is				R	/W
									1: Un	derflov	v exce	ption is	s enabl	ed.			
b14	EX		In	exact	except	ion ena	able bi	t			-	on is m				R	/W
			- -									on is er				<u> </u>	////
b25 to b15	_		R	eserve	a					e bits a d be 0		d as 0.	ine w	rite va	iue	R	/W
b26	FV <sup>*3</sup>		In	valid o	peratio	on flag					-	ation ha					/W
									1: Inv	alid op	eratio	n has b	een er	ncount	ered.**	)	

# 1.2.2.8 Floating-Point Status Word (FPSW)



Bit	Symbol	Bit Name	Description	R/W
b27	FO <sup>*4</sup>	Overflow flag	0: No overflow has occurred.	R/W
			1: Overflow has occurred.*8	
b28	FZ <sup>*5</sup>	Division-by-zero flag	0: No division-by-zero has occurred.	R/W
			1: Division-by-zero has occurred.*8	
b29	FU <sup>*6</sup>	Underflow flag	0: No underflow has occurred.	R/W
			1: Underflow has occurred. <sup>*8</sup>	
b30	FX <sup>*7</sup>	Inexact flag	0: No inexact exception has been generated.	R/W
			1: Inexact exception has been generated.*8	
b31	FS	Floating-point error summary flag	This bit reflects the logical OR of the FU, FZ, FO, and FV flags.	R

Notes: 1. When 0 is written to the bit, the bit is set to 0; the bit remains the previous value when 1 is written.

2. Positive denormalized numbers are treated as +0, negative denormalized numbers as -0.

- 3. When the EV bit is set to 0, the FV flag is enabled.
- 4. When the EO bit is set to 0, the FO flag is enabled.
- 5. When the EZ bit is set to 0, the FZ flag is enabled.
- 6. When the EU bit is set to 0, the FU flag is enabled.
- 7. When the EX bit is set to 0, the FX flag is enabled.
- 8. Once the bit has been set to 1, this value is retained until it is cleared to 0 by software.

The floating-point status word (FPSW) indicates the results of floating-point operations. In products that do not support floating-point instructions, the value "00000000h" is always read out and writing to these bits does not affect operations.

When an exception handling enable bit (Ej) enables the exception handling (Ej = 1), the corresponding Cj flag indicates the cause. If the exception handling is masked (Ej = 0), check the Fj flag at the end of a series of processing. The Fj flag is the accumulation type flag (j = X, U, Z, O, or V).

#### **RM**[1:0] bits (Floating-point rounding-mode setting bits)

These bits specify the floating-point rounding-mode.

# Explanation of Floating-Point Rounding Modes

•	Rounding to the nearest value (the default behavior):	An inexact result is rounded to the available value that is
		closest to the result which would be obtained with an infinite number of digits. If two available values are equally close,
		rounding is to the even alternative.

- Rounding towards 0: An inexact result is rounded to the smallest available absolute value; i.e., in the direction of zero (simple truncation).
- Rounding towards +o: An inexact result is rounded to the nearest available value in the direction of positive infinity.
- (1) Rounding to the nearest value is specified as the default mode and returns the most accurate value.
- (2) Modes such as rounding towards 0, rounding towards +∞, and rounding towards -∞ are used to ensure precision when interval arithmetic is employed.

# CV flag (Invalid operation cause flag), CO flag (Overflow cause flag), CZ flag (Division-by-zero cause flag), CU flag (Underflow cause flag), CX flag (Inexact cause flag), and CE flag (Unimplemented processing cause flag)

Floating-point exceptions include the five specified in the IEEE754 standard, namely overflow, underflow, inexact, division-by-zero, and invalid operation. For a further floating-point exception that is generated upon detection of unimplemented processing, the corresponding flag (CE) is set to 1.

- The bit that has been set to 1 is cleared to 0 when the FPU instruction is executed.
- When 0 is written to the bit by the MVTC and POPC instructions, the bit is set to 0; the bit retains the previous value when 1 is written by the instruction.



#### DN bit (0 flush bit of denormalized number)

When this bit is set to 0, a denormalized number is handled as a denormalized number. When this bit is set to 1, a denormalized number is handled as 0.

# EV bit (Invalid operation exception enable bit), EO bit (Overflow exception enable bit), EZ bit (Division-by-zero exception enable bit), EU bit (Underflow exception enable bit), and EX bit (Inexact exception enable bit)

When any of five floating-point exceptions specified in the IEEE754 standard is generated by the FPU instruction, the bit decides whether the CPU will start handling the exception. When the bit is set to 0, the exception handling is masked; when the bit is set to 1, the exception handling is enabled.

# FV flag (Invalid operation flag), FO flag (Overflow flag), FZ flag (Division-by-zero flag), FU flag (Underflow flag), and FX flag (Inexact flag)


While the exception handling enable bit (Ej) is 0 (exception handling is masked), if any of five floating-point exceptions specified in the IEEE754 standard is generated, the corresponding bit is set to 1.

- When Ej is 1 (exception handling is enabled), the value of the flag remains.
- When the corresponding flag is set to 1, it remains 1 until it is cleared to 0 by software. (Accumulation flag)

# FS flag (Floating-point error summary flag)

This bit reflects the logical OR of the FU, FZ, FO, and FV flags.

# **1.2.2.9** Exception Vector Table Register (EXTB)



The exception table register (EXTB) specifies the address where the exception vector table starts.




# **RX Family**

# 1.2.3 Accumulator

The accumulator (ACC0 or ACC1) is a 72-bit register used for DSP instructions. The accumulator is handled as a 96-bit register for reading and writing. At this time, when bits 95 to 72 of the accumulator are read, the value where the value of bit 71 is sign extended is read. Writing to bits 95 to 72 of the accumulator is ignored. ACC0 is also used for the multiply and multiply-and-accumulate instructions; EMUL, EMULU, FMUL, MUL, and RMPA, in which case the prior value in ACC0 is modified by execution of the instruction.

Use the MVTACGU, MVTACHI, and MVTACLO instructions for writing to the accumulator. The MVTACGU, MVTACHI, and MVTACLO instructions write data to bits 95 to 64, the higher-order 32 bits (bits 63 to 32), and the lower-order 32 bits (bits 31 to 0), respectively.

Use the MVFACGU, MVFACHI, MVFACMI, and MVFACLO instructions for reading data from the accumulator. The MVFACGU, MVFACHI, MVFACMI, and MVFACLO instructions read data from the guard bits (bits 95 to 64), higher-order 32 bits (bits 63 to 32), the middle 32 bits (bits 47 to 16), and the lower-order 32 bits (bits 31 to 0), respectively.



Note: The value of bit 71 is sign extended for bits 95 to 72 and the extended value is always read. Writing to this area is ignored.



# **1.3** Floating-Point Exceptions

Floating-point exceptions include the five specified in the IEEE754 standard, namely overflow, underflow, inexact, division-by-zero, and invalid operation, and a further floating-point exception that is generated on the detection of unimplemented processing. The following is an outline of the events that cause floating-point exceptions.

# 1.3.1 Overflow

An overflow occurs when the absolute value of the result of an arithmetic operation is greater than the range of values that can be represented in the floating-point format. Table 1.1 lists the results of operations when an overflow exception occurs.

		Operation Result (Value in the Destination Regist					
Floating-Point Rounding Mode	Sign of Result	EO = 0	EO = 1				
Rounding towards $-\infty$	+	+MAX	No change				
	-						
Rounding towards $+\infty$	+	+∞					
	-	-MAX					
Rounding towards 0	+	+MAX					
	_	-MAX					
Rounding to the nearest value	+	+∞					
	_	<b>—</b> ∞					

# Table 1.1 Operation Results When an Overflow Exception Has Occurred

Note: An inexact exception will be generated when an overflow error occurs while EO = 0.

# 1.3.2 Underflow

DN = 1: The value of 0 is returned.

An underflow occurs when the absolute value of the result of an arithmetic operation is smaller than the range of normalized values that can be represented in the floating-point format. (However, this does not apply when the result is 0.) Table 1.2 lists the results of operations when an underflow exception occurs.

# Table 1.2 Operation Results When an Underflow Exception Has Occurred

Operation Result (Value in the Destination Register)	
EU = 0	EU = 1
DN = 0: No change. (An unimplemented processing exception is generated.)	No change

Nov 12, 2013



### 1.3.3 Inexact

An inexact exception occurs when the result of a hypothetical calculation with infinite precision differs from the actual result of the operation. Table 1.3 lists the conditions leading to an inexact exception and the results of operations.

### Table 1.3 Conditions Leading to an Inexact Exception and the Operation Results

	Operation Result (Value in the Destination Register)						
Occurrence Condition	EX = 0	EX = 1					
An overflow exception has occurred while overflow exceptions are masked.	Refer to table 1.1, Operation Results When an Overflow Exception Has Occurred	No change					
Rounding has been produced.	Value after rounding						

Notes: 1. An inexact exception will not be generated when an underflow error occurs.

2. An inexact exception will not be generated when an overflow exception occurs while overflow exceptions are enabled, regardless of the rounding generation.

#### 1.3.4 Division-by-Zero

Dividing a non-zero finite number by zero produces a division-by-zero exception. Table 1.4 lists the results of operations that have led to a division-by-zero exception.

#### Table 1.4 Operation Results When a Division-by Zero Exception Has Occurred

#### Operation Result (Value in the Destination Register)

		0 /
Dividend	EZ = 0	EZ = 1
Non-zero finite number	$\pm\infty$ (the sign bit is the logical exclusive or of the sign bits of the divisor and dividend)	No change

Note that a division-by zero exception does not occur in the following situations.

Dividend	Result
0	An invalid operation exception is generated.
$\infty$	No exception is generated. The result is $\infty$ .
Denormalized number (DN = 0)	An unimplemented processing exception is generated.
QNaN	No exception is generated. The result is QNaN.
SNaN	An invalid operation exception is generated.



# 1.3.5 Invalid Operation

Executing an invalid operation produces an invalid exception. Table 1.5 lists the conditions leading to an invalid exception and the results of operations.

# Table 1.5 Conditions Leading to an Invalid Exception and the Operation Results

		Operation Result (Value in the Destination Register)						
Occurrence Condition		EV = 0	EV = 1					
Operation on SNaN opera	nds	QNaN No chan						
$+\infty+(-\infty), +\infty-(+\infty), -\infty-(-\infty)$	x)	-						
$0  imes \infty$								
$0 \div 0, \infty \div \infty$		_						
Square root operation on r than 0	numbers smaller							
Overflow in integer conver integer conversion of NaN executing FTOI or ROUNE	or ∞ when	The return value is 7FFFFFFh when the sign bit before conversion was 0 and 80000000h when the sign bit before conversion was 1.	-					
Overflow in integer conver integer conversion of NaN executing FTOU instructio	or ∞ when	The return value is FFFFFFFh when the sign bit before conversion was 0 and 00000000h when the sign bit before conversion was 1.						
Comparison of SNaN oper	rands	No destination						
Legend								
NaN (Not a Number):	Not a Number							
SNaN (Signaling NaN):	Using an SNaN as an SNaN as the in	NaN where the most significant bit in the mantissa pa s a source operand in an operation generates an inva itial value of a variable facilitates the detection of bug will not generate an SNaN.	lid operation. Using					
QNaN (Quiet NaN):	Using a QNaN as conversion) does operations, just ch	NaN where the most significant bit in the mantissa pa a source operand in an operation (except in a compa not generate an invalid operation. Since a QNaN is p ecking the result without performing exception handli rams. Note that hardware operations can generate a	rrison or format ropagated through ing enables the					



Table 1.6 lists the rules for generating QNaNs as the results of operations.

Source Operands	Operation Result (Value in the Destination Register)
An SNaN and a QNaN	The SNaN source operand converted into a QNaN
Two SNaNs	dest converted into a QNaN
Two QNaNs	dest
An SNaN and a real value	The SNaN source operand converted into a QNaN
A QNaN and a real value	The QNaN source operand
Neither source operand is an NaN and an invalid operation exception is generated	7FFFFFFh

# Table 1.6 Rules for Generating QNaNs

Note: The SNaN is converted into a QNaN while the most significant bit in the mantissa part is 1.

#### **1.3.6** Unimplemented Processing

An unimplemented processing exception occurs when DN = 0 and a denormalized number is given as an operand, or when an underflow exception is generated as the result of an operation with DN = 0. An unimplemented processing exception will not occur with DN = 1.

There is no enable bit to mask an unimplemented processing exception, so this processing exception cannot be masked. The destination register remains as is.



# 1.4 Processor Mode

The RXv2 CPU supports two processor modes, supervisor and user. These processor modes and the memory protection function enable the realization of a hierarchical CPU resource protection and memory protection mechanism. Each processor mode imposes a level on rights of access to memory and the instructions that can be executed. Supervisor mode carries greater rights than user mode. The initial state after a reset is supervisor mode.

# 1.4.1 Supervisor Mode

In supervisor mode, all CPU resources are accessible and all instructions are available. However, writing to the processor mode select bit (PM) in the processor status word (PSW) by executing an MVTC or POPC instruction will be ignored. For details on how to write to the PM bit, refer to 1.2.2.4, Processor Status Word (PSW).

# 1.4.2 User Mode

In user mode, write access to the CPU resources listed below is restricted. The restriction applies to any instruction capable of write access.

- Some bits (bits IPL[3:0], PM, U, and I) in the processor status word (PSW)
- Interrupt stack pointer (ISP)
- Interrupt table register (INTB)
- Backup PSW (BPSW)
- Backup PC (BPC)
- Fast interrupt vector register (FINTV)
- Exception table register (EXTB)

# 1.4.3 Privileged Instruction

Privileged instructions can only be executed in supervisor mode. Executing a privileged instruction in user mode produces a privileged instruction exception. Privileged instructions include the RTFI, MVTIPL, RTE, and WAIT instructions.

# 1.4.4 Switching Between Processor Modes

Manipulating the processor mode select bit (PM) in the processor status word (PSW) switches the processor mode. However, rewriting the PM bit by executing an MVTC or POPC instruction is prohibited. Switch the processor mode by following the procedures described below.

(1) Switching from user mode to supervisor mode

After an exception has been generated, the PM bit in the PSW is set to 0 and the CPU switches to supervisor mode. The hardware pre-processing is executed in supervisor mode. The state of the processor mode before the exception was generated is retained in the PM bit in the copy of the PSW that is saved on the stack.

(2) Switching from supervisor mode to user mode Executing an RTE instruction when the value of the copy of the PM bit in the PSW that has been preserved on the stack is "1" or an RTFI instruction when the value of the copy of the PM bit in the PSW that has been preserved in the backup PSW (BPSW) is "1" causes a transition to user mode. In the transition to user mode, the value of the stack pointer designation bit (the U bit in the PSW) becomes "1".



# 1.5 Data Types

The RXv2 CPU can handle four types of data: integer, floating-point, bit, and string.

### 1.5.1 Integer

An integer can be signed or unsigned. For signed integers, negative values are represented by two's complements.

Signed byte (8-bit) integer	b7 b0 S
Unsigned byte (8-bit) integer	
Signed word (16-bit) integer	b15 b0 S
Unsigned word (16-bit) integer	b15 b0
Signed longword (32-bit) integer	b31 b0 S b1 b0
Unsigned longword (32-bit) integer	b31 b0
	<b>Legend</b> S: Signed bit

Figure 1.2 Integer

# 1.5.2 Floating-Point

Floating-point support is for the single-precision floating-point type specified in the IEEE754 standard; operands of this type can be used in eleven floating-point operation instructions: FADD, FCMP, FDIV, FMUL, FSUB, FTOI, ITOF, ROUND, FTOU, UTOF, and FSQRT.




Figure 1.3 Floating-Point

The floating-point format supports the values listed below.

- 0 < E < 255 (normal numbers)
- E = 0 and F = 0 (signed zero)
- E = 0 and F > 0 (denormalized numbers)\*
- E = 255 and F = 0 (infinity)
- E = 255 and F > 0 (NaN: Not-a-Number)
- Note: \* The number is treated as 0 when the DN bit in the FPSW is 1. When the DN bit is 0, an unimplemented processing exception is generated.




# **RX Family**

# **1.5.3** Bitwise Operations

Five bit-manipulation instructions are provided for bitwise operations: BCLR, BMCnd, BNOT, BSET, and BTST.

A bit in a register is specified as the destination register and a bit number in the range from 31 to 0.

A bit in memory is specified as the destination address and a bit number from 7 to 0. The addressing modes available to specify addresses are register indirect and register relative.





# 1.5.4 Strings

The string data type consists of an arbitrary number of consecutive byte (8-bit), word (16-bit), or longword (32-bit) units. Seven string manipulation instructions are provided for use with strings: SCMPU, SMOVB, SMOVF, SMOVU, SSTR, SUNTIL, and SWHILE.




Figure 1.5 String



# 1.6 Data Arrangement

# **1.6.1 Data Arrangement in Registers**

Figure 1.6 shows the relation between the sizes of registers and bit numbers.




Figure 1.6 Data Arrangement in Registers

# **1.6.2** Data Arrangement in Memory

Data in memory have three sizes; byte (8-bit), word (16-bit), and longword (32-bit). The data arrangement is selectable as little endian or big endian. Figure 1.7 shows the arrangement of data in memory.

Data type	Address	1	I	Data image (Big endian)											
		b7					b0	b7							b0
1-bit data	Address L	7 6 5	4	3	2	1	0	7	6	5	4	3	2	1	0
Byte data	Address L	MSB					LSB	MSB							LSB
Word data	Address M Address M+1	MSB					LSB	MSB							LSB
Longword data	Address N Address N+1 Address N+2 Address N+3	MSB					LSB	MSB							LSB

Figure 1.7 Data Arrangement in Memory

# 1.7 Vector Table

There are two types of vector table: exception and interrupt. Each vector in the vector table consists of four bytes and specifies the address where the corresponding exception handling routine starts.

# **1.7.1** Exception Vector Table

In the exception vector table, the individual vectors for the privileged instruction exception, access exception, undefined instruction exception, floating-point exception, non-maskable interrupt, and reset are allocated to the 128-byte area where the value indicated by the exception table register (EXTB) is used as the starting address (ExtBase). Note, however, that the reset vector is always allocated to FFFFFFCh.




Figure 1.8 Exception Vector Table



# 1.7.2 Interrupt Vector Table

The address where the interrupt vector table is placed can be adjusted. The table is a 1,024-byte region that contains all vectors for unconditional traps and interrupts and starts at the address (IntBase) specified in the interrupt table register (INTB). Figure 1.9 shows the interrupt vector table.

Each vector in the interrupt vector table has a vector number from 0 to 255. Each of the INT instructions, which act as the sources of unconditional traps, is allocated to the vector that has the same number as that of the instruction itself (from 0 to 255). The BRK instruction is allocated to the vector with number 0. Furthermore, vector numbers within the set from 0 to 255 may also be allocated to other interrupt sources on a per-product basis.




Figure 1.9 Interrupt Vector Table



# 1.8 Address Space

The address space of the RXv2 CPU is the 4 Gbyte range from address 0000 0000h to address FFFF FFFFh. Program and data regions taking up to a total of 4 Gbytes are linearly accessible. The address space of the RXv2 CPU is depicted in figure 1.10. For all regions, the designation may differ with the product and operating mode. For details, see the hardware manuals for the respective products.




Figure 1.10 Address Space



# Section 2 Addressing Modes

The following is a description of the notation and operations of each addressing mode.

There are eleven types of addressing mode.

- Immediate
- Register direct
- Register indirect
- Register relative
- Post-increment register indirect
- Pre-decrement register indirect
- Indexed register indirect
- Control register direct
- PSW direct
- Program counter relative
- Accumulator direct



# 2.1 Guide to This Section

The following sample shows how the information in this section is presented.

(1)_	Register Relative		Register	Memory
	dsp:5[Rn]	The effective address of the operand is the	Rn address address	
(2)-	(Rn = R0 to R7)	least significant 32 bits of the sum of the displacement (dsp) value, after zero-	$dsp \rightarrow (x) \longrightarrow (+)$	Direction of address
	dsp:8[Rn]	extension to 32 bits and multiplication by 1,	Instruction that takes a size specifier	incrementing
(3)-	(Rn = R0  to  R15)	2, or 4 according to the specification (see the diagram) at right), and the value in the	.B: ×1 .W: ×2 .L: ×4	<b>\</b> *
(4)-		specifie <del>d re</del> gister. The range of valid addresses is from 00000000h to	Instruction that takes a size extension specifier     .B/.UB : × 1	
(.)	dsp:16[Rn]	FFFFFFFh. dsp:n represents an n-bit long	$L: \times 4$	
	(Rn = R0 to R15)	displacement value. The following mode can		
		be specified: dsp:5[Rn] (Rn = R0 to R7),		
		dsp:8[Rn] (Rn = R0 to R15), and $dsp:42[Pn] (Pn = P0 to R15)$		
		dsp:16[Rn] (Rn = R0 to R15). dsp:5[Rn] (Rn = R0 to R7) is used only with		
		MOV and MOVE instructions.		

# (1) Name

The name of the addressing mode is given here.

# (2) Symbolic notation

This notation represents the addressing mode.

:8 or :16 represents the number of valid bits just before an instruction in this addressing mode is executed. This symbolic notation is added in the manual to represent the number of valid bits, and is not included in the actual program.

# (3) Description

The operation and effective address range are described here.

# (4) Operation diagram

The operation of the addressing mode is illustrated here.



# 2.2 Addressing Modes

Immediate		b0
#IMM:1	#IMM:1	#IMM:1
#IMM:3 #IMM:4 #UIMM:4	The operand is the 1-bit immediate value indicated by #IMM. This addressing mode is used to specify the source for the RACW instruction.	#IMM:3
#IMM:5	#IMM:3	#IMM:4
	The operand is the 3-bit immediate value indicated by #IMM. This addressing mode is used to specify the bit number for the bit manipulation instructions: BCLR, BM <i>Cnd</i> ,	#UIMM:4
	BNOT, BSET, and BTST.	#IMM:5
	#IMM:4 The operand is the 4-bit immediate value indicated by #IMM. This addressing mode is used to specify the interrupt priority level for the MVTIPL instruction.	
	#UIMM:4 The operand is the 4-bit immediate value indicated by #UIMM after zero extension to 32 bits. This addressing mode is used to specify sources for ADD, AND, CMP, MOV, MUL, OR, and SUB instructions.	
	#IMM:5 The operand is the 5-bit immediate value indicated by #IMM. This addressing mode is	
	<ul> <li>used in the following ways:</li> <li>to specify the bit number for the bit- manipulation instructions: BCLR, BMCnd, BNOT, BSET, and BTST;</li> </ul>	
	<ul> <li>to specify the number of bit places of shifting in certain arithmetic/logic instructions: SHAR, SHLL, and SHLR; and</li> </ul>	
	<ul> <li>to specify the number of bit places of rotation in certain arithmetic/logic instructions: ROTL and ROTR.</li> </ul>	



Immediate		When the size specifier is B b7 b0
#IMM:8	The operand is the value specified by the	#IMM:8
#SIMM:8	immediate value. In addition, the operand	When the size specifier is W
#UIMM:8	will be the result of zero-extending or sign-	#SIMM:8 b15 b8b7 b0
#IMM:16	extending the immediate value when it is specified by #UIMM or #SIMM. #IMM:n,	
#SIMM:16	#UIMM:n, and #SIMM:n represent n-bit long	#UIMM:8 b15 b8b7 b0
#SIMM:24	immediate values.	b15 b0
#IMM:32	For the range of IMM, refer to section 2.2.1,	#IMM:16
#111111.32	Ranges for Immediate Values.	When the size specifier is L
		b31 b8b7 b0
		#UIMM:8
		b31 b8b7 b0 #SIMM:8 Sign extension
		#SIMM:8 Sign extension
		b31         b16b15         b0           #SIMM:16
		b31         b24b23         b0           #SIMM:24         Sign extension
		<b>b31</b> b0
		#IMM:32
Register Direct		b31 Register b0
Rn	The operand is the specified register. In	Rn
(Rn = R0 to R15)	addition, the Rn value is transferred to the	
	program counter (PC) when this addressing mode is used with JMP and JSR	Memory
	instructions. The range of valid addresses is	Register
	from 00000000h to FFFFFFFh. Rn (Rn =	Direction of
	R0 to R15) can be specified.	Register address incrementing
		↓
Register Indirect		
[Rn]	The value in the specified register is the	Memory
(Rn = R0 to R15)	effective address of the operand. The range	Register
· · · ·	of valid addresses is from 0000000h to	Rn Address Direction of
	FFFFFFFh. [Rn] (Rn = R0 to R15) can be specified.	address incrementing
	specified.	
		↓
Register Relative		. Memory .
dsp:5[Rn]	The effective address of the operand is the	Rn address address
(Rn = R0 to R7)	least significant 32 bits of the sum of the displacement (dsp) value, after zero-	Direction of
	extension to 32 bits and multiplication by 1,	dsp → (x)→(+)   address incrementing
dsp:8[Rn]	2, or 4 according to the specification (see	Instruction that takes a size specifier     .B: × 1
(Rn = R0 to R15)	the diagram at right), and the value in the	.W: x2 L: x4
	specified register. The range of valid addresses is from 00000000h to	Instruction that takes a size extension specifier     .B/.UB: x1
dsp:16[Rn]	FFFFFFFh. dsp:n represents an n-bit long	.W/.UW : ×2 .L : ×4
(Rn = R0 to R15)	displacement value. The following mode can	
	be specified:	
	dsp:5[Rn] (Rn = R0 to R7),	
	MOV and MOVE instructions.	
	dsp:8[Rn] (Rn = R0 to R15), and dsp:16[Rn] (Rn = R0 to R15). dsp:5[Rn] (Rn = R0 to R7) is used only with	



Post-increment Re	agister Indirect		Memory
[Rn+] (Rn = R0 to R15)	The value in the specified register is the effective address of the operand. The range of valid addresses is from 00000000h to FFFFFFFFh. After the operation, 1, 2, or 4 is added to the value in the specified register according to the size specifier: .B, .W, or .L. This addressing mode is used with MOV and MOVU instructions.	When the	Register address (2) (3) (4) (3) (4) (5) (2) (4) (4) (5) (2) (4) (5) (4) (5) (6) (6) (6) (6) (6) (6) (6) (6
Pre-decrement Re		When the	size specifier is .B: -1 Memory
[–Rn] (Rn = R0 to R15)	According to the size specifier: .B, .W, or .L, 1, 2, or 4 is subtracted from the value in the specified register. The value after the operation is the effective address of the operand. The range of valid addresses is from 0000000h to FFFFFFFh. This addressing mode is used with MOV and MOVU instructions.		size specifier is .W: -2(2) size specifier is .L: -4 (4)
Indexed Register I	ndirect		Memory
[Ri, Rb] (Ri = R0 to R15, Rb = R0 to R15)	The effective address of the operand is the least significant 32 bits of the sum of the value in the index register (Ri), multiplied by 1, 2, or 4 according to the size specifier: .B, .W, or .L, and the value in the base register (Rb). The range of valid addresses is from 00000000h to FFFFFFFh. This addressing mode is used with MOV and MOVU instructions.	When the s	Base register address Index register (2) (1) (2) (2) (2) (2) (2) (2) (2) (2
Control Register D	irect		Register
PC ISP USP INTB PSW	The operand is the specified control register. This addressing mode is used with MVFC, MVTC, POPC, and PUSHC instructions. The PC is only selectable as the src operand of MVFC and PUSHC instructions.	PC ISP	b31 b0 b31 b0 b31 b0 b31 b0 b31 b0 b31 b0 b31 b0 b31 b0
BPC		USP	
BPSW FINTV		INTB	b31 b0
FPSW EXTB		PSW	b31 b0
		BPC	b31 b0
		BPSW	b31 b0
		FINTV	b31 b0
		FPSW	b31 b0
		ЕХТВ	b31 b0



PSW Direct		b31 b24 b23 b16
C Z S O I U	The operand is the specified flag or bit. This addressing mode is used with CLRPSW and SETPSW instructions.	PSW IPL[3:0] PM U I b15 b8 b7 b0 PSW O S Z C
Program Counter	Relative	Memory
pcdsp:3	When the branch distance specifier is .S, the effective address is the least significant 32 bits of the unsigned sum of the value in the program counter (PC) and the displacement (pcdsp) value. The range of the branch is from 3 to 10. The range of valid addresses is from 0000000h to FFFFFFFh. This addressing mode is used with BCnd (where $Cnd==EQ/Z$ or NE/NZ) and BRA instructions.	PC PC PC PC PC PC PC PC
pcdsp:8 pcdsp:16 pcdsp:24	When the branch distance specifier is .B, .W, or .A, the effective address is the signed sum of the value in the program counter (PC) and the displacement (pcdsp) value. The range of pcdsp depends on the branch distance specifier. For .B: $-128 \le pcdsp: 8 \le 127$ For .W: $-32768 \le pcdsp: 16 \le 32767$ For .A: $-8388608 \le pcdsp: 24 \le 8388607$ The range of valid addresses is from 00000000h to FFFFFFFh. When the branch distance specifier is .B, this addressing mode is used with BCnd and BRA instructions. When the branch distance specifier is .W, this addressing mode is used with BCnd (where Cnd==EQ/Z or NE/NZ), BRA, and BSR instructions. When the branch distance specifier is .A, this addressing mode is used with BRA and BSR instructions.	Memory When the pcdsp value is negative pcdsp $\rightarrow$ ( $\rightarrow$ ) Label Register PC pcdsp $\rightarrow$ ( $\rightarrow$ ) Label pcdsp $\rightarrow$ ( $\rightarrow$ ) Label When the pcdsp value is positive When the pcdsp value is positive
Rn (Rn = R0 to R15)	The effective address is the signed sum of the value in the program counter (PC) and the Rn value. The range of the Rn value is from -2147483648 to 2147483647. The range of valid addresses is from 00000000h to FFFFFFFh. This addressing mode is used with BRA(.L) and BSR(.L) instructions.	Memory When the Rn value is negative Register Rn (+) PC Register Rn (+) Register Rn (+) When the Rn value is positive
Accumulator Direc	t i	h74
A0, A1 $(A0 = ACC0,$ $A1 = ACC1)$	The specified accumulators (ACC0 and ACC1) are operands.	b71 b0



#### 2.2.1 Ranges for Immediate Values

Ranges for immediate values are listed in table 2.1.

Unless specifically stated otherwise in descriptions of the various instructions under section 3.2, Instructions in Detail, ranges for immediate values are as listed below.

Table 2.1 Ranges for Immediate Values

IMM	In Decimal Notation	In Hexadecimal Notation
IMM:1	1 or 2	1h or 2h
IMM:2	0 to 2	0h to 2h
IMM:3	0 to 7	0h to 7h
IMM:4	0 to 15	0h to 0Fh
UIMM:4	0 to 15	0h to 0Fh
IMM:5	0 to 31	0h to 1Fh
IMM:8	-128 to 255	-80h to 0FFh
UIMM:8	0 to 255	0h to 0FFh
SIMM:8	-128 to 127	-80h to 7Fh
IMM:16	-32768 to 65535	-8000h to 0FFFFh
SIMM:16	SIMM:16 -32768 to 32767 -8000h	
SIMM:24	SIMM:24 -8388608 to 8388607 -80000h to 7	
IMM:32	-2147483648 to 4294967295	-80000000h to 0FFFFFFFh

Notes: 1. The RX Family assembler from Renesas Electronics Corp. converts instruction codes with immediate values to have the optimal numbers of bits.

 The RX Family assembler from Renesas Electronics Corp. is capable of depicting hexadecimal notation as a 32bit notation. For example "-127" in decimal notation, i.e. "-7Fh" in hexadecimal, can be expressed as "0FFFFF81h".

3. For the ranges of immediate values for INT and RTSD instructions, see the relevant descriptions under section 3.2, Instructions in Detail.



# Section 3 Instruction Descriptions

### 3.1 Overview of Instruction Set

The number of instructions for the RXv2 Architecture is 109. A variable-length instruction format of 1 to 8 bytes is used. The following shows the RXv2 instruction set. "Added" indicates an instruction that is newly added and "Extended" indicates an instruction with specifications extended from the RXv1 instruction set.

### List of Instructions (1 / 7)

Arithmetic/logic       ABS       Absolute value       58       211         ADC       Addition with carry       59       212         ADD       Addition without carry       60       213         AND       Logical AND       62       215         CMP       Comparison       75       231         DIV       Signed division       76       233         DIVU       Unsigned division       78       235         EMUL       Signed multiplication       82       237         EMUL       Unsigned multiplication       85       238         MAX       Selecting the highest value       117       250         MIN       Selecting the lowest value       118       252         MUL       Multiplication       142       271         NOP       No operation       144       271         NOP       No operation       145       271         NOT       Logical Complementation       146       272         OR       Logical Complementation       146       272         OR       Rolocal Complementation       166       281         ROTL       Rotation with carry to right       168       282	Added/ Extended for RXv2	Instruction Type	Mnemonic	Function	Instruction Described in Detail (on Page)	Instruction Code Described in Detail (on Page)
ADC         Addition with carry         53         212           ADD         Addition without carry         60         213           AND         Logical AND         62         215           CMP         Comparison         75         231           DIV         Signed division         76         233           DIVU         Unsigned division         78         235           EMUL         Signed multiplication         82         237           EMUL         Unsigned multiplication         85         238           MAX         Selecting the highest value         117         250           MIN         Selecting the lowest value         118         252           MUL         Multiplication         129         261           NEG         Two's complementation         144         271           NOP         No operation         144         271           NOT         Logical Complementation         146         272           OR         Logical Complementation         146         272           OR         Logical OR         147         273           RMPA         Multiply-and-accumulate operation         165         281           RO		Arithmetic/logic	ABS	Absolute value	58	211
AND         Logical AND         62         215           CMP         Comparison         75         231           DIV         Signed division         76         233           DIVU         Unsigned division         78         235           EMUL         Signed multiplication         82         237           EMULU         Unsigned multiplication         82         238           MAX         Selecting the highest value         117         250           MIN         Selecting the lowest value         118         252           MUL         Multiplication         129         261           NEG         Two's complementation         144         271           NOP         No operation         145         271           NOT         Logical OR         147         273           RMPA         Multiply-and-accumulate operation         165         281           ROLC         Rotation with carry to left         167         281           ROCC         Rotation with carry to right         168         282           ROTL         Rotation to right         170         283           SAT         Saturation of signed 32-bit data         179         286 <td></td> <td>instructions</td> <td>ADC</td> <td>Addition with carry</td> <td>59</td> <td>212</td>		instructions	ADC	Addition with carry	59	212
CMP         Comparison         75         231           DIV         Signed division         76         233           DIVU         Unsigned division         78         235           EMUL         Signed multiplication         82         237           EMULU         Unsigned multiplication         85         238           MAX         Selecting the highest value         117         250           MIN         Selecting the lowest value         118         252           MUL         Multiplication         129         261           NEG         Two's complementation         144         271           NOP         No operation         145         271           NOT         Logical Complementation         146         272           OR         Logical OR         147         273           RMPA         Multiply-and-accumulate operation         165         281           ROCC         Rotation with carry to left         167         281           RORC         Rotation to left         169         282           ROTL         Rotation to right         170         283           SAT         Saturation of signed 32-bit data         179         286 <td></td> <td>-</td> <td>ADD</td> <td>Addition without carry</td> <td>60</td> <td>213</td>		-	ADD	Addition without carry	60	213
DIVSigned division76233DIVUUnsigned division78235EMULSigned multiplication82237EMULUUnsigned multiplication85238MAXSelecting the highest value117250MINSelecting the lowest value118252MULMultiplication129261NEGTwo's complementation144271NOPNo operation145271NOTLogical complementation146272ORLogical OR147273RMPAMultiply-and-accumulate operation165281ROCCRotation with carry to left167281ROTLRotation to right170283SATSaturation of signed 32-bit data179286SATRSaturation of signed 64-bit data for RMPA180286SHARArithmetic shift to the right186290SHLLLogical and arithmetic shift to the left187291SHLRLogical shift to the right188292SUBSubtraction without borrow195296TSTLogical test200298		-	AND	Logical AND	62	215
DIVUUnsigned division78235EMULSigned multiplication82237EMULUUnsigned multiplication85238MAXSelecting the highest value117250MINSelecting the lowest value118252MULMultiplication129261NEGTwo's complementation144271NOPNo operation145271NOTLogical complementation146272ORLogical OR147273RMPAMultiply-and-accumulate operation165281ROLCRotation with carry to left167281RORCRotation to left169282ROTLRotation to right170283SATSaturation of signed 32-bit data179286SATRSaturation of signed 64-bit data for RMPA180286SHARArithmetic shift to the right186290SHLLLogical and arithmetic shift to the left187291SHLRLogical shift to the right188292SUBSubtraction without borrow195296TSTLogical test200298		-	CMP	Comparison	75	231
EMULSigned multiplication82237EMULUUnsigned multiplication85238MAXSelecting the highest value117250MINSelecting the lowest value118252MULMultiplication129261NEGTwo's complementation144271NOPNo operation145271NOTLogical complementation146272ORLogical OR147273RMPAMultiply-and-accumulate operation165281ROCCRotation with carry to left167281RORCRotation to left169282ROTLRotation to right170283SATSaturation of signed 32-bit data179286SATRSaturation of signed 64-bit data for RMPA180286SHARArithmetic shift to the right186290SHLLLogical and arithmetic shift to the left187291SHLRLogical shift to the right188292SUBSubtraction without borrow195296TSTLogical test200298		-	DIV	Signed division	76	233
EMULUUnsigned multiplication85238MAXSelecting the highest value117250MINSelecting the lowest value118252MULMultiplication129261NEGTwo's complementation144271NOPNo operation145271NOTLogical complementation146272ORLogical OR147273RMPAMultiply-and-accumulate operation165281ROLCRotation with carry to left167281RORCRotation to left169282ROTLRotation to right170283SATSaturation of signed 32-bit data179286SATRSaturation of signed 32-bit data179286SATRSaturation with borrow181287SHARArithmetic shift to the right186290SHLLLogical and arithmetic shift to the left187291SHLRLogical shift to the right188292SUBSubtraction without borrow195296TSTLogical test200298			DIVU	Unsigned division	78	235
MAXSelecting the highest value117250MINSelecting the lowest value118252MULMultiplication129261NEGTwo's complementation144271NOPNo operation145271NOTLogical complementation146272ORLogical OR147273RMPAMultiply-and-accumulate operation165281ROLCRotation with carry to left167281RORCRotation to left169282ROTLRotation to right170283SATSaturation of signed 32-bit data179286SATRSaturation of signed 64-bit data for RMPA180286SHARArithmetic shift to the right186290SHLLLogical and arithmetic shift to the left187291SHLRLogical shift to the right188292SUBSubtraction without borrow195296TSTLogical test200298			EMUL	Signed multiplication	82	237
MINSelecting the lowest value118252MULMultiplication129261NEGTwo's complementation144271NOPNo operation145271NOTLogical complementation146272ORLogical OR147273RMPAMultiply-and-accumulate operation165281ROLCRotation with carry to left167281RORCRotation to left169282ROTLRotation to left169282ROTRRotation to right170283SATSaturation of signed 32-bit data179286SATRSaturation of signed 64-bit data for RMPA180286SHARArithmetic shift to the right186290SHLLLogical and arithmetic shift to the left187291SHLRLogical shift to the right188292SUBSubtraction without borrow195296TSTLogical test200298			EMULU	Unsigned multiplication	85	238
MULMultiplication129261NEGTwo's complementation144271NOPNo operation145271NOTLogical complementation146272ORLogical OR147273RMPAMultiply-and-accumulate operation165281ROLCRotation with carry to left167281RORCRotation with carry to right168282ROTLRotation to left169282ROTRRotation to right170283SATSaturation of signed 32-bit data179286SATRSaturation of signed 64-bit data for RMPA180286SBBSubtraction with borrow181287SHARArithmetic shift to the right186290SHLLLogical and arithmetic shift to the left187291SHLRLogical shift to the right188292SUBSubtraction without borrow195296TSTLogical test200298		-	MAX	Selecting the highest value	117	250
NEGTwo's complementation144271NOPNo operation145271NOTLogical complementation146272ORLogical OR147273RMPAMultiply-and-accumulate operation165281ROLCRotation with carry to left167281RORCRotation with carry to right168282ROTLRotation to left169282ROTRRotation to right170283SATSaturation of signed 32-bit data179286SATRSaturation of signed 64-bit data for RMPA180286SHARArithmetic shift to the right186290SHLLLogical and arithmetic shift to the left187291SHLRLogical shift to the right188292SUBSubtraction without borrow195296TSTLogical test200298		-	MIN	Selecting the lowest value	118	252
NOPNo operation145271NOTLogical complementation146272ORLogical OR147273RMPAMultiply-and-accumulate operation165281ROLCRotation with carry to left167281RORCRotation with carry to right168282ROTLRotation to left169282ROTRRotation to right170283SATSaturation of signed 32-bit data179286SATRSaturation of signed 64-bit data for RMPA180286SBBSubtraction with borrow181287SHARArithmetic shift to the right186290SHLLLogical and arithmetic shift to the left187291SUBSubtraction without borrow195296TSTLogical test200298			MUL	Multiplication	129	261
NOTLogical complementation146272ORLogical OR147273RMPAMultiply-and-accumulate operation165281ROLCRotation with carry to left167281RORCRotation with carry to right168282ROTLRotation to left169282ROTRRotation to right170283SATSaturation of signed 32-bit data179286SATRSaturation of signed 64-bit data for RMPA180286SBBSubtraction with borrow181287SHARArithmetic shift to the right186290SHLLLogical and arithmetic shift to the left187291SUBSubtraction without borrow195296TSTLogical test200298		-	NEG	Two's complementation	144	271
ORLogical OR147273RMPAMultiply-and-accumulate operation165281ROLCRotation with carry to left167281RORCRotation with carry to right168282ROTLRotation to left169282ROTRRotation to right170283SATSaturation of signed 32-bit data179286SATRSaturation of signed 64-bit data for RMPA180286SBBSubtraction with borrow181287SHLLLogical and arithmetic shift to the left187291SHLRLogical shift to the right188292SUBSubtraction without borrow195296TSTLogical test200298		-	NOP	No operation	145	271
RMPAMultiply-and-accumulate operation165281ROLCRotation with carry to left167281RORCRotation with carry to right168282ROTLRotation to left169282ROTRRotation to right170283SATSaturation of signed 32-bit data179286SATRSaturation of signed 64-bit data for RMPA180286SBBSubtraction with borrow181287SHARArithmetic shift to the right186290SHLLLogical and arithmetic shift to the left187291SHRLogical shift to the right188292SUBSubtraction without borrow195296TSTLogical test200298			NOT	Logical complementation	146	272
ROLCRotation with carry to left167281RORCRotation with carry to right168282ROTLRotation to left169282ROTRRotation to right170283SATSaturation of signed 32-bit data179286SATRSaturation of signed 64-bit data for RMPA180286SBBSubtraction with borrow181287SHARArithmetic shift to the right186290SHLLLogical and arithmetic shift to the left187291SHLRLogical shift to the right188292SUBSubtraction without borrow195296TSTLogical test200298		-	OR	Logical OR	147	273
RORCRotation with carry to right168282ROTLRotation to left169282ROTRRotation to right170283SATSaturation of signed 32-bit data179286SATRSaturation of signed 64-bit data for RMPA180286SBBSubtraction with borrow181287SHARArithmetic shift to the right186290SHLLLogical and arithmetic shift to the left187291SHLRLogical shift to the right188292SUBSubtraction without borrow195296TSTLogical test200298			RMPA	Multiply-and-accumulate operation	165	281
ROTLRotation to left169282ROTRRotation to right170283SATSaturation of signed 32-bit data179286SATRSaturation of signed 64-bit data for RMPA180286SBBSubtraction with borrow181287SHARArithmetic shift to the right186290SHLLLogical and arithmetic shift to the left187291SHLRLogical shift to the right188292SUBSubtraction without borrow195296TSTLogical test200298			ROLC	Rotation with carry to left	167	281
ROTRRotation to right170283SATSaturation of signed 32-bit data179286SATRSaturation of signed 64-bit data for RMPA180286SBBSubtraction with borrow181287SHARArithmetic shift to the right186290SHLLLogical and arithmetic shift to the left187291SHLRLogical shift to the right188292SUBSubtraction without borrow195296TSTLogical test200298			RORC	Rotation with carry to right	168	282
SATSaturation of signed 32-bit data179286SATRSaturation of signed 64-bit data for RMPA180286SBBSubtraction with borrow181287SHARArithmetic shift to the right186290SHLLLogical and arithmetic shift to the left187291SHLRLogical shift to the right188292SUBSubtraction without borrow195296TSTLogical test200298		-	ROTL	Rotation to left	169	282
SATRSaturation of signed 64-bit data for RMPA180286SBBSubtraction with borrow181287SHARArithmetic shift to the right186290SHLLLogical and arithmetic shift to the left187291SHLRLogical shift to the right188292SUBSubtraction without borrow195296TSTLogical test200298			ROTR	Rotation to right	170	283
RMPASBBSubtraction with borrow181287SHARArithmetic shift to the right186290SHLLLogical and arithmetic shift to the left187291SHLRLogical shift to the right188292SUBSubtraction without borrow195296TSTLogical test200298			SAT	Saturation of signed 32-bit data	179	286
SHARArithmetic shift to the right186290SHLLLogical and arithmetic shift to the left187291SHLRLogical shift to the right188292SUBSubtraction without borrow195296TSTLogical test200298			SATR		180	286
SHLLLogical and arithmetic shift to the left187291SHLRLogical shift to the right188292SUBSubtraction without borrow195296TSTLogical test200298		-	SBB	Subtraction with borrow	181	287
SHLRLogical shift to the right188292SUBSubtraction without borrow195296TSTLogical test200298		•	SHAR	Arithmetic shift to the right	186	290
SUBSubtraction without borrow195296TSTLogical test200298		•	SHLL	Logical and arithmetic shift to the left	187	291
TST Logical test 200 298		-	SHLR	Logical shift to the right	188	292
		•	SUB	Subtraction without borrow	195	296
XORLogical exclusive or206301		-	TST	Logical test	200	298
		-	XOR	Logical exclusive or	206	301

# List of Instructions (2 / 7)

Added/ Extended for RXv2	Instruction Type	Mnemonic	Function	Instruction Described in Detail (on Page)	Instruction Code Described in Detail (on Page)
Extended	Floating-point	FADD	Floating-point addition	87	240
	operation instructions	FCMP	Floating-point comparison	90	241
		FDIV	Floating-point division	93	242
Extended		FMUL	Floating-point multiplication	95	243
Extended	_	FSUB	Floating-point subtraction	98	245
Added	_	FSQRT	Floating-point square root	100	244
	_	FTOI	Floating point to integer conversion	103	246
Added	_	FTOU	Floating point to integer conversion	106	246
		ITOF	Integer to floating-point conversion	110	247
	-	ROUND	Conversion from floating-point to integer	171	284
Added	-	UTOF	Integer to floating-point conversion	201	299



# List of Instructions (3 / 7)

Added/ Extended for RXv2	Instruction Type	Mnemonic	Function	Instruction Described in Detail (on Page)	Instruction Code Described in Detail (on Page)
	Data transfer	MOV	Transferring data	119	253
Added	instructions	MOVCO	Storing with LI flag clear	122	258
Added	_	MOVLI	Loading with LI flag set	123	258
	_	MOVU	Transfer unsigned data	124	259
	_	POP	Restoring data from stack to register	149	274
Extended	-	POPC	Restoring a control register	150	275
		POPM	Restoring multiple registers from the stack	151	275
	_	PUSH	Saving data on the stack	152	276
Extended	-	PUSHC	Saving a control register	153	277
	-	PUSHM	Saving multiple registers	154	277
	-	REVL	Endian conversion	163	280
	-	REVW	Endian conversion	164	280
	-	SCCnd SCGEU	Condition setting	182	288
	-	SCC		182	288
	-	SCEQ		182	288
	-	SCZ		182	288
	-	SCGTU		182	288
	-	SCPZ		182	288
	-	SCGE		182	288
	-	SCGT		182	288
	-	SCO		182	288
	-	SCLTU		182	288
	•	SCNC		182	288
	•	SCNE		182	288
		SCNZ		182	288
		SCLEU		182	288
	-	SCN		182	288
		SCLE		182	288
		SCLT		182	288
	<u>.</u>	SCNO		182	288
Extended	<u>.</u>	STNZ	Transfer with condition	193	294
Extended	<u>.</u>	STZ	Transfer with condition	194	295
	-	XCHG	Exchanging values	204	300
			~ ~		



# List of Instructions (4 / 7)

Added/ Extended for RXv2	Instruction Type	Mnemo	nic	Function	Instruction Described in Detail (on Page)	Instruction Code Described in Detail (on Page)
	Branch	BCnd	BGEU	Relative conditional branch	65	219
	instructions		BC		65	219
			BEQ		65	219
	-		ΒZ		65	219
	-		BGTU		65	219
	-		BPZ		65	219
	-		BGE		65	219
	-		BGT		65	219
	-		BO		65	219
	-		BLTU		65	219
	-		BNC		65	219
	-		BNE		65	219
	-		BNZ		65	219
	-		BLEU		65	219
	-		BN		65	219
	-		BLE		65	219
	-		BLT		65	219
	-		BNO		65	219
	-	BRA		Unconditional relative branch	69	224
	•	BSR		Relative subroutine branch	72	227
	-	JMP		Unconditional jump	112	248
		JSR		Jump to a subroutine	113	248
	-	RTS		Returning from a subroutine	176	285
	<u> </u>	RTSD		Releasing stack frame and returning from subroutine	177	285



# **RX Family**

# List of Instructions (5 / 7)

Added/ Extended for RXv2	Instruction Type	Mnemonic	Function	Instruction Described in Detail (on Page)	Instruction Code Described in Detail (on Page)
	Bit	BCLR	Clearing a bit	64	217
	manipulation	BMCnd BMGEU	Conditional bit transfer	66	221
		BMC		66	221
	-	BMEQ		66	221
	-	BMZ		66	221
	-	BMGTU		66	221
	-	BMPZ		66	221
	-	BMGE		66	221
	-	BMGT		66	221
	-	BMO		66	221
	-	BMLTU		66	221
	-	BMNC		66	221
	-	BMNE		66	221
	-	BMNZ		66	221
	-	BMLEU		66	221
	-	BMN		66	221
	-	BMLE		66	221
	-	BMLT		66	221
	-	BMNO		66	221
	-	BNOT	Inverting a bit	68	222
	-	BSET	Setting a bit	71	225
	-	BTST	Testing a bit	73	228
	String	SCMPU	String comparison	184	288
	manipulation	SMOVB	Transferring a string backward	189	293
	— instructions	SMOVF	Transferring a string forward	190	293
	_	SMOVU	Transferring a string	191	293
	-	SSTR	Storing a string	192	294
	-	SUNTIL	Searching for a string	196	297
	-	SWHILE	Searching for a string	198	297



# List of Instructions (6 / 7)

Added/ Extended for RXv2	Instruction Type	Mnemonic	Function	Instruction Described in Detail (on Page)	Instruction Code Described in Detail (on Page)
	System	BRK	Unconditional trap	70	225
	manipulation instructions	CLRPSW	Clear a flag or bit in the PSW	74	230
	- instructions	INT	Software interrupt	109	247
Extended	-	MVFC	Transfer from a control register	138	266
Extended	-	MVTC	Transfer to a control register	142	269
	-	MVTIPL (privileged instruction)	Interrupt priority level setting	143	270
Extended	-	RTE (privileged instruction)	Return from the exception	174	284
Extended	-	RTFI (privileged instruction)	Return from the fast interrupt	175	285
	-	SETPSW	Setting a flag or bit in the PSW	185	289
		WAIT (privileged instruction)	Waiting	203	300



# List of Instructions (7 / 7)

**RX Family** 

Added/ Extended for RXv2	Instruction Type	Mnemonic	Function	Instruction Described in Detail (on Page)	Instruction Code Described in Detail (on Page)
Added	DSP instructions	EMACA	Extend multiply-accumulate to the accumulator	80	236
Added		EMSBA	Extended multiply-subtract to the accumulator	81	236
Added		EMULA	Extended multiply to the accumulator	84	238
Extended		MACHI	Multiply-Accumulate the high-order word	114	249
Added		MACLH	Multiply-Accumulate the lower-order word and higher-order word	115	249
Extended		MACLO	Multiply-Accumulate the low-order word	116	250
Added	_	MSBHI	Multiply-Subtract the higher-order word	126	260
Added		MSBLH	Multiply-Subtract the lower-order word and higher-order word	127	260
Added		MSBLO	Multiply-Subtract the lower-order word	128	261
Extended	_	MULHI	Multiply the high-order word	131	263
Added		MULLH	Multiply lower-order word and higher- order word	132	263
Extended		MULLO	Multiply the low-order word	133	264
Added		MVFACGU	Move the guard longword from the accumulator	134	264
Extended		MVFACHI	Move the high-order longword from accumulator	135	265
Added		MVFACLO	Move the lower-order longword from the accumulator	136	265
Extended	-	MVFACMI	Move the middle-order longword from accumulator	137	266
Added	-	MVTACGU	Move the guard longword to the accumulator	139	267
Extended	- - -	MVTACHI	Move the high-order longword to accumulator	140	267
Extended		MVTACLO	Move the low-order longword to accumulator	141	268
Added		RACL	Round the accumulator longword	155	278
Extended	-	RACW	Round the accumulator word	157	278
Added	-	RDACL	Round the accumulator longword	159	278
Added		RDACW	Round the accumulator word	161	279



# 3.2 List of RXv2 Extended Instruction Set

For the RXv2 architecture, 19 instructions are added (newly added instructions) and the specifications of 20 instructions are extended (specification extended instructions) from the RXv1 architecture.

#### 3.2.1 RXv2 Newly Added Instructions

Table 3.1 lists the RXv2 instructions that are newly added compared to the RXv1 instruction set.

Item	Mnemonic	Function
Floating-point	FSQRT	Floating-point square root
operation	FTOU	Floating point to integer conversion
instructions	UTOF	Integer to floating-point conversion
Data transfer	MOVCO	Storing with LI flag clear
instructions	MOVLI	Loading with LI flag set
DSP instructions	EMACA	Extend multiply-accumulate to the accumulator
	EMSBA	Extended multiply-subtract to the accumulator
	EMULA	Extended multiply to the accumulator
	MACLH	Multiply-Accumulate the lower-order word and higher-order word
	MSBHI	Multiply-Subtract the higher-order word
	MSBLH	Multiply-Subtract the lower-order word and higher-order word
	MSBLO	Multiply-Subtract the lower-order word
	MULLH	Multiply the lower-order word and higher-order word
	MVFACGU	Move the guard longword from the accumulator
	MVFACLO	Move the lower-order longword from the accumulator
	MVTACGU	Move the guard longword to the accumulator
	RACL	Round the accumulator longword
	RDACL	Round the accumulator longword
	RDACW	Round the accumulator word

Table 3.1 List of Newly Added Instructions



#### 3.2.2 Specification Extended Instructions

 Table 3.2 lists the RXv2 instructions with specifications extended from the RXv1 instruction set.

Table 3.2 List of Specification Extended Instructions	Table 3.2	List of Specification Extended Instructions
---	-----------	---


Item	Mnemonic	Overview of Specification Extension
Floating-point	FADD	3 operands (src, src2, and dst) are added and (Rs, Rs2, and Rd) can be specified.
operation	FMUL	-
instructions	FSUB	-
Data transfer	STNZ	Register direct Rn can be directly specified as a source operand.
instructions	STZ	-
System	MVFC	The EXTB register can be specified as an operand.
manipulation	MVTC	-
instructions	POPC	-
	PUSHC	-
	RTE	Functions are added to the operation of these instructions since the exclusive control
	RTFI	instruction is applied. (Clearing of the LI flag)
DSP instructions	MACHI	The accumulators A0 and A1 can be specified as operands.
	MACLO	The accumulators are extended to a 72-bit width.
	MULHI	-
	MULLO	-
	MVFACHI	The accumulators A0 and A1 can be specified as operands.
	MVFACMI	The accumulators are extended to a 72-bit width.
		In addition, after the value of the accumulator is shifted to the left by the number of bits as specified by the immediate (IMM:2), the value can be read from the register.
	MVTACHI	The accumulators A0 and A1 can be specified as operands.
	MVTACLO	The accumulators are extended to a 72-bit width.
	RACW	The accumulators A0 and A1 can be specified as operands.
		The accumulators are extended to a 72-bit width.
		In addition, after the value of the accumulator is shifted to the left by the number of bits as specified by the immediate (IMM:1), the value is reflected in the rounding operation.




# 3.3 Guide to This Section

This section describes the functionality of each instruction by showing syntax, operation, function, src/dest to be selected, flag change, and description example.

The following shows how to read this section by using an actual page as an example.





#### (1) Mnemonic

Indicates the mnemonic name of the instruction explained on the given page. The center column gives a simple description of the operation and the full name of the instruction.

RENESAS

#### (2) Instruction Type

Indicates the type of instruction.

#### (3) Instruction Code

Indicates the page in which instruction code is listed.

Refer to this page for instruction code.

#### (4) Syntax

Indicates the syntax of the instruction using symbols.

#### (a) Mnemonic

Describes the mnemonic.

#### (b) Size specifier .size

For data-transfer instructions, some string-manipulation instructions, and the RMPA instruction, a size specifier can be added to the end of the mnemonic. This determines the size of the data to be handled as follows.

- .B Byte (8 bits)
- .W Word (16 bits)
- .L Longword (32 bits)

#### (c) Operand src, dest

Describes the operand.

src	Source operand
dest	Destination operand
Asrc	Source operand (accumulator)
Adest	Destination operand (accumulator)

#### (5) **Operation**

Describes the operation performed by the instruction. A C-language-style notation is used for the descriptions of operations.



### (a) Data type

	signed char signed short signed long signed long long unsigned char unsigned short unsigned long unsigned long float	Signed byte (8-bit) integer Signed word (16-bit) integer Signed longword (32-bit) integer Signed long longword (64-bit) integer Unsigned byte (8-bit) integer Unsigned word (16-bit) integer Unsigned longword (32-bit) integer Single-precision floating point	
<b>(b)</b>	Pseudo-functions		
	register(n): register_num(Rn):	Returns register Rn, where n is the register number (n: 0 to 15). Returns register number n for Rn.	
(c)	Special notation		
	Rn[i+7:i]:	Indicates the unsigned byte integer for bits (i + 7) to i of Rn. (n: 0 to 15, i: 24, 16, 8, or 0)	
	Rm:Rn:	Indicates the virtual 64-bit register for two connected registers. (m, n: 0 to 15. Rm is allocated to bits 63 to 32, Rn to bits 31 to 0.)	
	Rl:Rm:Rn:	Indicates the virtual 96-bit register for three connected registers. (1, m, n: 0 to 15. RI is allocated to bits 95 to 64, Rm to bits 63 to 32, and Rn	
	{byte3, byte2, byte1,	to bits 31 to 0.)	byte0}:

#### (6) Function

Explains the function of the instruction and precautions to be taken when using it.

#### (7) Flag Change

Indicates changes in the states of flags (O, S, Z, and C) in the PSW. For floating-point instructions, changes in the states of flags (FX, FU, FZ, FO, FV, CE, CX, CU, CZ, CO, and CV) in the FPSW are also indicated.

The symbols in the table mean the following:

- -: The flag does not change.
- $\sqrt{}$ : The flag changes depending on condition.



#### (8) Instruction Format


Indicates the instruction format.

		Processing	Opera	and		Code Size
	Syntax	Size	src	src2	dest	(Byte)
a)	(1) AND src dest		#UIMM·4	-	(Rd)	2
- /		L	#SIM <del>M:8</del>	-		3
n,		L	#SIMM:16	-	Rd	4
d)		L	#SIMM:24	-	Rd	5
		L	#MM:32	-	Rd	6
f)		_(L)	Rs	-	Rd	2
/		Ų—	[Rs].memex	-	Rd	2 (memex == UB) 3 (memex != UB)
e)		L	dsp:8[Rs].memex*	-	Rd	3 (memex == UB) 4 (memex != UB)
,		L	dsp:16[Rs].memex*	-	Rd	4 (memex == UB) 5 (memex != UB)
	(2) AND src, src2, dest	L	Rs	Rs2	Rd	3

#### Instruction Format

Instruction Format

		Processing		Operand	Code Size
	Syntax	Size	src	dest <sup>*</sup>	(Byte)
	MVTC src, dest	L	#SIMM:8	Rx	4
		L	#SIMM:16	Rx \	5
(b)		L	#SIMM.24	Rx	6
		L	#IMM:32	Rx	7
		L	Rs		3



#### (a) Registers

Rs, Rs2, Rd, Rd2, Ri, and Rb mean that R0 to R15 are specifiable unless stated otherwise. A0 and A1 are specifiable as the accumulators for DSP instructions.

#### (b) Control registers

RXv2 indicates that the PC, ISP, USP, INTB, PSW, BPC, BPSW, FINTV, FPSW, and EXTB are selectable. The PC is only selectable as the src operand of MVFC and PUSHC instructions.

#### (c) Flag and bit

"flag" indicates that a bit (U or I) or a flag (O, S, Z, or C) in the PSW is specifiable.



#### (d) Immediate value

#IMM:n, #UIMM:n, and #SIMM:n indicate n-bit immediate values. When extension is necessary, UIMM specifies zero extension and SIMM specifies sign extension.

#### (e) Size extension specifier (.memex) appended to a memory operand

The sizes of memory operands and forms of extension are specified as follows. Each instruction with a size-extension specifier is expanded accordingly and then executed at the corresponding processing size.

memex	Size	Extension
В	Byte	Sign extension
UB	Byte	Zero extension
W	Word	Sign extension
UW	Word	Zero extension
L	Longword	None

If the extension specifier is omitted, byte size is assumed for bit-manipulation instructions and longword size is assumed for other instructions.

#### (f) Processing size

The processing size indicates the size for transfer or calculation within the CPU.


#### (9) Description Example

Shows a description example for the instruction.



The following explains the syntax of BCnd, BRA, and BSR instructions by using the BRA instruction as an actual example.





Unconditional relative branch **BRanch Always** 



Branch instruction Instruction Code Page: 223

#### Function

This instruction executes a relative branch to destination address specified by src.

#### Flag Change

This instruction does not affect the states of flags.

#### Instruction Format

			Code Size	
Syntax	Length	src	Range of pcdsp/Rs	(Byte)
BRA(.length) src	S	pcdsp:3	$3 \le pcdsp \le 10$	1
	В	pcdsp:8	–128 ≤ pcdsp ≤ 127	2
	W	pcdsp:16	-32768 ≤ pcdsp ≤ 32767	3
	A	pcdsp:24	-8388608 ≤ pcdsp ≤ 8388607	4
	L	Rs	–2147483648 ≤ Rs ≤ 2147483647	2

#### **Description Example**

label1 BRA BRA.A label2 BRA R1 BRA.L R2

Note: For the RX Family assembler manufactured by Renesas Electronics Corp., enter a destination address specified by a label or an effective address as the displacement value (pcdsp;3, pcdsp;8, pcdsp;16, pcdsp;24). The value of the specified address minus the address where the instruction is allocated will be stored in the pcdsp section of the instruction.

#### **Description Example**

BRA label BRA 1000h

#### (4) Syntax

Indicates the syntax of the instruction using symbols.

#### Mnemonic (a)

Describes the mnemonic.

#### Branch distance specifier .length **(b)**

For branch or jump instructions, a branch distance specifier can be added to the end of the mnemonic. This determines the number of bits to be used to represent the relative distance value for the branch.

- .S 3-bit PC forward relative specification. Valid values are 3 to 10.
- 8-bit PC relative specification. Valid values are -128 to 127. .B
- .W 16-bit PC relative specification. Valid values are -32768 to 32767.
- 24-bit PC relative specification. Valid values are -8388608 to 8388607. .A
- .L 32-bit PC relative specification. Valid values are -2147483648 to 2147483647.



# **3.4** Instructions in Detail

The following pages give details of the individual instructions for the RX Family.



# ABS

### Absolute value ABSolute



Arithmetic/logic instruction Instruction Code Page: 211

# Syntax

(1) ABS	dest
(2) ABS	src, dest

# Operation

```
(1) if ( dest < 0 )
    dest = -dest;
(2) if ( src < 0 )
    dest = -src;
    else
    dest = src;</pre>
```

# Function

- (1) This instruction takes the absolute value of dest and places the result in dest.
- (2) This instruction takes the absolute value of src and places the result in dest.

# **Flag Change**

Flag	Change	Condition
С	-	
Z		The flag is set when dest is 0 after the operation; otherwise it is cleared.
S		The flag is set when the MSB of dest after the operation is 1; otherwise it is cleared.
0		<ul> <li>(1) The flag is set if dest before the operation was 80000000h; otherwise it is cleared.</li> <li>(2) The flag is set if src before the operation was 80000000h; otherwise it is cleared.</li> </ul>

# **Instruction Format**

		Processing		Operand	Code Size
Syntax		Size	src	dest	(Byte)
(1) ABS	dest	L	-	Rd	2
(2) ABS	src, dest	L	Rs	Rd	3

ABS	R2	
ABS	R1,	R2



# ADC

# Addition with carry ADd with Carry

Arithmetic/logic instruction Instruction Code Page: 212

ADC

# Syntax

ADC src, dest

# Operation

dest = dest + src + C;

# Function

• This instruction adds dest, src, and the C flag and places the result in dest.

# **Flag Change**

Flag	Change	Condition
С	$\checkmark$	The flag is set if an unsigned operation produces an overflow; otherwise it is cleared.
Z	$\checkmark$	The flag is set if dest is 0 after the operation; otherwise it is cleared.
S	$\checkmark$	The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared.
0	$\checkmark$	The flag is set if a signed operation produces an overflow; otherwise it is cleared.

# **Instruction Format**

	Processing	Operand		Code Size
Syntax	Size	src	dest	(Byte)
ADC src, dest	L	#SIMM:8	Rd	4
	L	#SIMM:16	Rd	5
	L	#SIMM:24	Rd	6
	L	#IMM:32	Rd	7
	L	Rs	Rd	3
	L	[Rs].L	Rd	4
	L	dsp:8[Rs].L <sup>*</sup>	Rd	5
	L	dsp:16[Rs].L*	Rd	6

Note: \* For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 4) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 1020 (255 × 24) can be specified; with dsp:16, values from 0 to 262140 (65535 × 4) can be specified. The value divided by 4 will be stored in the instruction code.

ADC	#127, R2
ADC	R1, R2
ADC	[R1], R2



# **RX Family**

# ADD

Addition without carry ADD

# ADD

Arithmetic/logic instruction Instruction Code Page: 213

# Syntax

(1) ADD	src,	dest	
(2) ADD	src,	src2,	dest

# Operation

(1)dest = dest + src; (2)dest = src + src2;

# Function

- (1) This instruction adds dest and src and places the result in dest.
- (2) This instruction adds src and src2 and places the result in dest.

# Flag Change

Flag	Change	Condition
С	$\checkmark$	The flag is set if an unsigned operation produces an overflow; otherwise it is cleared.
Z	$\checkmark$	The flag is set if dest is 0 after the operation; otherwise it is cleared.
S	$\checkmark$	The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared.
0	$\checkmark$	The flag is set if a signed operation produces an overflow; otherwise it is cleared.



# **Instruction Format**

Syntax		Processing	rand		Code Size	
		Size	src	src2	dest	(Byte)
(1) ADD src,	dest	L	#UIMM:4	-	Rd	2
		L	#SIMM:8	-	Rd	3
		L	#SIMM:16	-	Rd	4
		L	#SIMM:24	-	Rd	5
		L	#IMM:32	-	Rd	6
		L	Rs	-	Rd	2
		L	[Rs].memex	-	Rd	2 (memex == UB) 3 (memex != UB)
		L	dsp:8[Rs].memex*	-	Rd	3 (memex == UB) 4 (memex != UB)
		L	dsp:16[Rs].memex*	-	Rd	4 (memex == UB) 5 (memex != UB)
(2) ADD src,	src2, dest	L	#SIMM:8	Rs	Rd	3
		L	#SIMM:16	Rs	Rd	4
		L	#SIMM:24	Rs	Rd	5
		L	#IMM:32	Rs	Rd	6
		L	Rs	Rs2	Rd	3

Note: \* For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 262140 (65535 × 4) when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

ADD	#15, R2
ADD	R1, R2
ADD	[R1], R2
ADD	[R1].UB, R2
ADD	#127, R1, R2
ADD	R1, R2, R3



# AND

Logical AND AND



Arithmetic/logic instruction Instruction Code Page: 215

# Syntax

(1) AND	src,	dest	
(2) AND	src,	src2,	dest

# Operation

(1)dest = dest & src; (2)dest = src & src2;

# Function

- (1) This instruction logically ANDs dest and src and places the result in dest.
- (2) This instruction logically ANDs src and src2 and places the result in dest.

# **Flag Change**

Flag	Change	Condition
С	-	
Z	$\checkmark$	The flag is set if dest is 0 after the operation; otherwise it is cleared.
S	$\checkmark$	The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared.
0	-	

# **Instruction Format**

Processing		Operand			Code Size
Syntax	Size	src	src2	dest	(Byte)
(1) AND src, dest	L	#UIMM:4	-	Rd	2
	L	#SIMM:8	-	Rd	3
	L	#SIMM:16	-	Rd	4
	L	#SIMM:24	-	Rd	5
	L	#IMM:32	-	Rd	6
	L	Rs	-	Rd	2
	L	[Rs].memex	-	Rd	2 (memex == UB) 3 (memex != UB)
	L	dsp:8[Rs].memex <sup>*</sup>	-	Rd	3 (memex == UB) 4 (memex != UB)
	L	dsp:16[Rs].memex*	-	Rd	4 (memex == UB) 5 (memex != UB)
(2) AND src, src2, dest	L	Rs	Rs2	Rd	3

Note: \* For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 262140 (65535 × 4) when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.



AND	#15, R2
AND	R1, R2
AND	[R1], R2
AND	[R1].UW, R2
AND	R1, R2, R3



# BCLR

### Clearing a bit Bit CLeaR

# BCLR

Bit manipulation instruction Instruction Code Page: 217

# Syntax

BCLR src, dest

# Operation

- (1) When dest is a memory location: unsigned char dest; dest &= ~( 1 << ( src & 7 ));</pre>
- (2) When dest is a register: register unsigned long dest; dest &= ~( 1 << ( src & 31 ));</pre>

# Function

- This instruction clears the bit of dest, which is specified by src.
- The immediate value given as src is the number (position) of the bit. The range for IMM:3 operands is  $0 \le IMM:3 \le 7$ . The range for IMM:5 is  $0 \le IMM:5 \le 31$ .

# **Flag Change**

• This instruction does not affect the states of flags.

# **Instruction Format**

	Processing		Operand	Code Size
Syntax	Size	src	dest	(Byte)
(1) BCLR src, dest	В	#IMM:3	[Rd].B	2
	В	#IMM:3	dsp:8[Rd].B	3
	В	#IMM:3	dsp:16[Rd].B	4
	В	Rs	[Rd].B	3
	В	Rs	dsp:8[Rd].B	4
	В	Rs	dsp:16[Rd].B	5
(2) BCLR src, dest	L	#IMM:5	Rd	2
	L	Rs	Rd	3

BCLR	<b>#7</b> ,	[R2]
BCLR	R1,	[R2]
BCLR	#31,	R2
BCLR	R1,	R2



# BCnd

# Relative conditional branch Branch Conditionally

Section 3 Instruction Descriptions

BCnd Branch instruction Instruction Code Page: 219

# Syntax

BCnd(.length) src

# Operation

```
if ( Cnd )
PC = PC + src;
```

# Function

- This instruction makes the flow of relative branch to the location indicated by src when the condition specified by *Cnd* is true; if the condition is false, branching does not proceed.
- The following table lists the types of BCnd.

BCnd		Condition	Expression	B <i>Cnd</i>		Condition	Expression
BGEU, BC	C == 1	Equal to or greater than/ C flag is 1	′≤	BLTU, BNC	C == 0	Less than/ C flag is 0	>
BEQ, BZ	Z == 1	Equal to/Z flag is 1	=	BNE, BNZ	Z == 0	Not equal to/Z flag is 0	¥
BGTU	(C & ~Z) == 1	Greater than	<	BLEU	(C & ~Z) == 0	) Equal to or less than	2
BPZ	S == 0	Positive or zero	0 ≤	BN	S == 1	Negative	0 >
BGE	(S ^ O) == 0	Equal to or greater than as signed integer	≤	BLE	((S ^ O)   Z) == 1	Equal to or less than as signed integer	2
BGT	((S ^ O)   Z) == 0	Greater than as signed integer	<	BLT	(S ^ O) == 1	Less than as signed integer	>
BO	0 == 1	O flag is 1		BNO	O == 0	O flag is 0	

# **Flag Change**

• This instruction does not affect the states of flags.

# **Instruction Format**

			Operand	Code Size
Syntax	Length	src	Range of pcdsp	(Byte)
(1) BEQ.S src	S	pcdsp:3	$3 \le pcdsp \le 10$	1
(2) BNE.S src	S	pcdsp:3	$3 \le pcdsp \le 10$	1
(3) BCnd.B src	В	pcdsp:8	-128 ≤ pcdsp ≤ 127	2
(4) BEQ.W src	W	pcdsp:16	-32768 ≤ pcdsp ≤ 32767	3
(5) BNE.W src	W	pcdsp:16	-32768 ≤ pcdsp ≤ 32767	3

# **Description Example**

BC label1 BC.B label2

Note: For the RX Family assembler manufactured by Renesas Electronics Corp., enter a destination address specified by a label or an effective address as the displacement value (pcdsp:3, pcdsp:8, pcdsp:16). The value of the specified address minus the address where the instruction is allocated will be stored in the pcdsp section of the instruction.

# **Description Example**

BC label

BC 1000h



# BMCnd

# Conditional bit transfer Bit Move Conditionally

BMCnd Bit manipulation instruction

Instruction Code

Page: 221

# Syntax

BMCnd src, dest

# Operation

(1) When dest is a memory location: unsigned char dest; if ( Cnd ) dest |= ( 1 << ( src & 7 )); else dest &= ~( 1 << ( src & 7 ));</pre>

#### (2) When dest is a register:

```
register unsigned long dest;
if ( Cnd )
  dest |= ( 1 << ( src & 31 ));
else
  dest &= ~( 1 << ( src & 31 ));</pre>
```

# Function

- This instruction moves the truth-value of the condition specified by *Cnd* to the bit of dest, which is specified by src; that is, 1 or 0 is transferred to the bit if the condition is true or false, respectively.
- The following table lists the types of BMCnd.

BM <i>Cnd</i>		Condition	Expression	BM <i>Cnd</i>		Condition	Expression
BMGEU, BMC	C == 1	Equal to or greater than/ C flag is 1	≤	BMLTU, BMNC	C == 0	Less than/ C flag is 0	>
BMEQ, BMZ	Z == 1	Equal to/Z flag is 1	=	BMNE, BMNZ	Z == 0	Not equal to/Z flag is 0	Ź
BMGTU	(C & ~Z) == 1	Greater than	<	BMLEU	(C & ~Z) == 0	Equal to or less than	≥
BMPZ	S == 0	Positive or zero	0 ≤	BMN	S == 1	Negative	0 >
BMGE	(S ^ O) == 0	Equal to or greater than as signed integer	≤	BMLE	((S ^ O)   Z) == 1	Equal to or less than as signed integer	2
BMGT	((S ^ O)   Z) == 0	Greater than as signed integer	<	BMLT	(S ^ O) == 1	Less than as signed integer	>
BMO	O == 1	O flag is 1		BMNO	O == 0	O flag is 0	

• The immediate value given as src is the number (position) of the bit. The range for IMM:3 operands is 0 ≤ IMM:3 ≤ 7. The range for IMM:5 is 0 ≤ IMM:5 ≤ 31.

# Flag Change

• This instruction does not affect the states of flags.



# **Instruction Format**

	Processing	Operand		Code Size (Byte)
Syntax Size		src	dest	
(1) BMCnd src, dest	В	#IMM:3	[Rd].B	3
	В	#IMM:3	dsp:8[Rd].B	4
	В	#IMM:3	dsp:16[Rd].B	5
(2) BMCnd src, dest	L	#IMM:5	Rd	3

# **Description Example**

BMC #7, [R2] BMZ #31, R2



Bit manipulation instruction

# BNOT

### Inverting a bit Bit NOT

# BNOT

Instruction Code

Page: 222

Syntax

BNOT src, dest

# Operation

- (1) When dest is a memory location: unsigned char dest; dest ^= ( 1 << ( src & 7 ));</pre>
- (2) When dest is a register: register unsigned long dest; dest ^= ( 1 << ( src & 31 ));</pre>

# Function

- This instruction inverts the value of the bit of dest, which is specified by src, and places the result into the specified bit.
- The immediate value given as src is the number (position) of the bit. The range for IMM:3 operands is 0 ≤ IMM:3 ≤ 7. The range for IMM:5 is 0 ≤ IMM:5 ≤ 31.

# **Flag Change**

• This instruction does not affect the states of flags.

# **Instruction Format**

		Processing		Code Size	
Syntax		Size	src	dest	(Byte)
(1) BNOT s	rc, dest	В	#IMM:3	[Rd].B	3
		В	#IMM:3	dsp:8[Rd].B	4
		В	#IMM:3	dsp:16[Rd].B	5
		В	Rs	[Rd].B	3
		В	Rs	dsp:8[Rd].B	4
		В	Rs	dsp:16[Rd].B	5
(2) BNOT s	rc, dest	L	#IMM:5	Rd	3
		L	Rs	Rd	3

BNOT	<b>#7</b> ,	[R2]
BNOT	R1,	[R2]
BNOT	#31,	R2
BNOT	R1,	R2



# BRA

Unconditional relative branch BRanch Always

# BRA Branch instruction

Page: 224

Instruction Code

**Syntax** 

BRA(.length) src

# Operation

PC = PC + src;

# Function

• This instruction executes a relative branch to destination address specified by src.

# **Flag Change**

• This instruction does not affect the states of flags.

# **Instruction Format**

			Operand		
Syntax	Length	src	Range of pcdsp/Rs	(Byte)	
BRA(.length) src	S	pcdsp:3	$3 \le pcdsp \le 10$	1	
	В	pcdsp:8	–128 ≤ pcdsp ≤ 127	2	
	W	pcdsp:16	-32768 ≤ pcdsp ≤ 32767	3	
	A	pcdsp:24	-8388608 ≤ pcdsp ≤ 8388607	4	
	L	Rs	–2147483648 ≤ Rs ≤ 2147483647	2	

# **Description Example**

BRA	label1
BRA.A	label2
BRA	R1
BRA.L	R2

Note: For the RX Family assembler manufactured by Renesas Electronics Corp., enter a destination address specified by a label or an effective address as the displacement value (pcdsp:3, pcdsp:8, pcdsp:16, pcdsp:24). The value of the specified address minus the address where the instruction is allocated will be stored in the pcdsp section of the instruction.

BRA	label
BRA	1000h



# BRK

System manipulation instruction

Unconditional trap BReaK



Page: 225

Instruction Code

# **Syntax**

BRK

# Operation

tmp0 = PSW; U = 0; I = 0; PM = 0; tmp1 = PC + 1; PC = \*IntBase; SP = SP - 4; \*SP = tmp0; SP = SP - 4; \*SP = tmp1;

# Function

- This instruction generates an unconditional trap of number 0.
- This instruction causes a transition to supervisor mode and clears the PM bit in the PSW.
- This instruction clears the U and I bits in the PSW.
- The address of the instruction next to the executed BRK instruction is saved.

# **Flag Change**

- This instruction does not affect the states of flags.
- The state of the PSW before execution of this instruction is preserved on the stack.

# **Instruction Format**

Syntax	Code Size (Byte)
BRK	1

# **Description Example**

BRK



Section 3 Instruction Descriptions

# BSET

### Setting a bit Bit SET



Bit manipulation instruction Instruction Code Page: 225

# Syntax

BSET src, dest

# Operation

- (1) When dest is a memory location: unsigned char dest; dest |= ( 1 << ( src & 7 ));</pre>
- (2) When dest is a register: register unsigned long dest; dest |= ( 1 << ( src & 31 ));</pre>

# Function

- This instruction sets the bit of dest, which is specified by src.
- The immediate value given as src is the number (position) of the bit. The range for IMM:3 operands is  $0 \le IMM:3 \le 7$ . The range for IMM:5 is  $0 \le IMM:5 \le 31$ .

# **Flag Change**

• This instruction does not affect the states of flags.

# **Instruction Format**

		Processing	Operand		Code Size (Byte)
Syntax	Size		src	dest	
(1) BSET	src, dest	В	#IMM:3	[Rd].B	2
		В	#IMM:3	dsp:8[Rd].B	3
		В	#IMM:3	dsp:16[Rd].B	4
		В	Rs	[Rd].B	3
		В	Rs	dsp:8[Rd].B	4
		В	Rs	dsp:16[Rd].B	5
(2) BSET	src, dest	L	#IMM:5	Rd	2
		L	Rs	Rd	3

BSET	<b>#7</b> ,	[R2]
BSET	R1,	[R2]
BSET	#31,	R2
BSET	R1,	R2



# BSR

### Relative subroutine branch Branch to SubRoutine

Branch instruction Instruction Code Page: 227

**BSR** 

```
Syntax
```

BSR(.length) src

# Operation

SP = SP - 4; \*SP = ( PC + n ) \*; PC = PC + src;

- Notes: 1. (PC + n) is the address of the instruction following the BSR instruction.
  - 2. "n" indicates the code size. For details, refer to "Instruction Format".

# Function

• This instruction executes a relative branch to destination address specified by src.

# Flag Change

• This instruction does not affect the states of flags.

# **Instruction Format**

		Operand		Code Size
Syntax	Length	src	Range of pcdsp/Rs	(Byte)
BSR(.length) src	W	pcdsp:16	–32768 ≤ pcdsp ≤ 32767	3
	A	pcdsp:24	-8388608 ≤ pcdsp ≤ 8388607	4
	L	Rs	–2147483648 ≤ Rs ≤ 2147483647	2

# **Description Example**

BSR	label1
BSR.A	label2
BSR	R1
BSR.L	R2

Note: For the RX Family assembler manufactured by Renesas Electronics Corp., enter a destination address specified by a label or an effective address as the displacement value (pcdsp:16, pcdsp:24). The value of the specified address minus the address where the instruction is allocated will be stored in the pcdsp section of the instruction.

BSR	label
BSR	1000h



Bit manipulation instruction

# BTST

#### Testing a bit Bit TeST

BTST

Instruction Code

Page: 228

**Syntax** 

BTST src, src2

#### Operation

(1) When src2 is a memory location: unsigned char src2; Z = ~(( src2 >> ( src & 7 )) & 1 ); C = (( src2 >> ( src & 7 )) & 1 );

#### (2) When src2 is a register:

```
register unsigned long src2;
Z = ~(( src2 >> ( src & 31 )) & 1 );
C = (( src2 >> ( src & 31 )) & 1 );
```

#### Function

- This instruction moves the inverse of the value of the bit of scr2, which is specified by src, to the Z flag and the value of the bit of scr2, which is specified by src, to the C flag.
- The immediate value given as src is the number (position) of the bit. The range for IMM:3 operands is 0 ≤ IMM:3 ≤ 7. The range for IMM:5 is 0 ≤ IMM:5 ≤ 31.

#### **Flag Change**

Flag	Change	Condition
С		The flag is set if the specified bit is 1; otherwise it is cleared.
Z		The flag is set if the specified bit is 0; otherwise it is cleared.
S	-	
0	-	

#### Instruction Format

	Processing		Operand	Code Size
Syntax	Size	src	src2	(Byte)
(1) BTST src, src2	В	#IMM:3	[Rs].B	2
	В	#IMM:3	dsp:8[Rs].B	3
	В	#IMM:3	dsp:16[Rs].B	4
	В	Rs	[Rs2].B	3
	В	Rs	dsp:8[Rs2].B	4
	В	Rs	dsp:16[Rs2].B	5
(2) BTST src, src2	L	#IMM:5	Rs	2
	L	Rs	Rs2	3

#### **Description Example**

BTST	<b>#7</b> ,	[R2]
BTST	R1,	[R2]
BTST	#31,	R2
BTST	R1,	R2



#### Section 3 Instruction Descriptions

# CLRPSW

Clear a flag or bit in the PSW CLeaR flag in PSW

W CLRPSW System manipulation instruction

Instruction Code

Page: 230

#### **Syntax**

CLRPSW dest

#### Operation

dest = 0;

#### Function

- This instruction clears the O, S, Z, or C flag, which is specified by dest, or the U or I bit.
- In user mode, writing to the U or I bit is ignored. In supervisor mode, all flags and bits can be written to.

#### **Flag Change**

Flag	Change	Condition
С	*	
Z	*	
S	*	
0	*	

Note: \* The specified flag becomes 0.

#### Instruction Format

	Operand		
Syntax	dest	Code Size (Byte)	
CLRPSW dest	flag	2	

#### **Description Example**

CLRPSW C CLRPSW Z



# CMP

#### Comparison CoMPare

Arithmetic/logic instruction

## CMP

Page: 231

Instruction Code

**Syntax** 

CMP src, src2

#### Operation

src2 - src;

#### Function

• This instruction changes the states of flags in the PSW to reflect the result of subtracting src from src2.

#### **Flag Change**

Flag	Change	Condition
С		The flag is set if an unsigned operation does not produce an overflow; otherwise it is cleared.
Z		The flag is set if the result of the operation is 0; otherwise it is cleared.
S		The flag is set if the MSB of the result of the operation is 1; otherwise it is cleared.
0		The flag is set if a signed operation produces an overflow; otherwise it is cleared.

#### **Instruction Format**

	Processing	Opera	and	Code Size
Syntax	Size	src	src2	(Byte)
CMP src, src2	L	#UIMM:4	Rs	2
	L	#UIMM:8 <sup>*1</sup>	Rs	3
	L	#SIMM:8 <sup>*1</sup>	Rs	3
	L	#SIMM:16	Rs	4
	L	#SIMM:24	Rs	5
	L	#IMM:32	Rs	6
	L	Rs	Rs2	2
	L	[Rs].memex	Rs2	2 (memex == UB) 3 (memex != UB)
	L	dsp:8[Rs].memex <sup>*2</sup>	Rs2	3 (memex == UB) 4 (memex != UB)
	L	dsp:16[Rs].memex <sup>*2</sup>	Rs2	4 (memex == UB) 5 (memex != UB)

Notes: 1. Values from 0 to 127 are always specified as the instruction code for zero extension.

2. For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 262140 (65535 × 4) when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

#### **Description Example**

CMP	#7, R2
CMP	R1, R2
CMP	[R1], R2



# DIV

#### Signed division DIVide

#### Section 3 Instruction Descriptions

# DIV

Arithmetic/logic instruction Instruction Code Page: 233

#### Syntax

DIV src, dest

#### Operation

dest = dest / src;

#### Function

- This instruction divides dest by src as signed values and places the quotient in dest. The quotient is rounded towards 0.
- The calculation is performed in 32 bits and the result is placed in 32 bits.
- The value of dest is undefined when the divisor (src) is 0 or when overflow is generated after the operation.

### Flag Change

Flag	Change	Condition
С	-	
Z	-	
S	-	
0		This flag is set if the divisor (src) is 0 or the calculation is -2147483648 / -1; otherwise it is cleared.

#### **Instruction Format**

	Processing	Opera	nd	Code Size (Byte)
Syntax	Size	src	dest	
DIV src, dest	L	#SIMM:8	Rd	4
	L	#SIMM:16	Rd	5
	L	#SIMM:24	Rd	6
	L	#IMM:32	Rd	7
	L	Rs	Rd	3
	L	[Rs].memex	Rd	3 (memex == UB) 4 (memex != UB)
	L	dsp:8[Rs].memex <sup>*</sup>	Rd	4 (memex == UB) 5 (memex != UB)
	L	dsp:16[Rs].memex <sup>*</sup>	Rd	5 (memex == UB) 6 (memex != UB)

Note: \* For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 262140 (65535 × 4) when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.



## **Description Example**

DIV	#10, R2
DIV	R1, R2
DIV	[R1], R2
DIV	3[R1].B, R2



# DIVU

Unsigned division DIVide Unsigned

Arithmetic/logic instruction Instruction Code Page: 235

DIVU

#### Syntax

DIVU src, dest

#### Operation

dest = dest / src;

#### Function

- This instruction divides dest by src as unsigned values and places the quotient in dest. The quotient is rounded towards 0.
- The calculation is performed in 32 bits and the result is placed in 32 bits.
- The value of dest is undefined when the divisor (src) is 0.

### Flag Change

Change	Condition
-	
-	
-	
$\checkmark$	The flag is set if the divisor (src) is 0; otherwise it is cleared.
	-

#### **Instruction Format**

	Processing	Operand		Code Size
Syntax	Size	src	dest	(Byte)
DIVU src, dest	L	#SIMM:8	Rd	4
	L	#SIMM:16	Rd	5
	L	#SIMM:24	Rd	6
	L	#IMM:32	Rd	7
	L	Rs	Rd	3
	L	[Rs].memex	Rd	3 (memex == UB) 4 (memex != UB)
	L	dsp:8[Rs].memex*	Rd	4 (memex == UB) 5 (memex != UB)
	L	dsp:16[Rs].memex <sup>*</sup>	Rd	5 (memex == UB) 6 (memex != UB)

Note: \* For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 262140 (65535 × 4) when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.



## **Description Example**

DIVU	#10, R2	
DIVU	R1, R2	
DIVU	[R1], R2	
DIVU	3[R1].UB,	R2



# EMACA

Extend multiply-accumulate to the accumulator Extend Multiply-ACcumulate to Accumulator

## **EMACA**

DSP instruction Instruction Code Page: 236

#### Syntax


EMACA src, src2, Adest

#### Operation

```
signed 72bit tmp;
tmp = (signed long) src * (signed long) src2;
Adest = Adest + tmp;
```

#### Function

• This instruction multiplies src by src2, and adds the result to the value in the accumulator (ACC). The result of addition is stored in ACC. src and src2 are treated as signed integers.



#### **Flag Change**

• This instruction does not affect the states of flags.

#### **Instruction Format**

		Code Size		
Syntax	src	src2	Adest	(Byte)
EMACA src, src2, Adest	Rs	Rs2	A0, A1	3

#### **Description Example**

EMACA R1, R2, A1



# EMSBA

Extended multiply-subtract to the accumulator Extended Multiply-SuBtract to Accumulator

## **EMSBA**

DSP instruction Instruction Code Page: 236

#### Syntax


EMSBA src, src2, Adest

#### Operation

```
signed 72bit tmp;
tmp = (signed long) src * (signed long) src2;
Adest = Adest - tmp;
```

#### Function

• This instruction multiplies src by src2, and subtracts the result to the value in the accumulator (ACC). The result of subtraction is stored in ACC. src and src2 are treated as signed integers.



### Flag Change

• This instruction does not affect the states of flags.

#### **Instruction Format**

	Operand			Code Size	
Syntax	src	src2	Adest	(Byte)	
EMSBA src, src2, Adest	Rs	Rs2	A0, A1	3	

#### **Description Example**

EMSBA R1, R2, A1



# EMUL

#### Signed multiplication Extended MULtiply, signed

Arithmetic/logic instruction

EMUL

Instruction Code

Page: 237

Syntax

EMUL src, dest

#### Operation

dest2:dest = dest \* src;

#### Function

- This instruction multiplies dest by src, treating both as signed values.
- The calculation is performed on src and dest as 32-bit operands to obtain a 64-bit result, which is placed in the register pair, dest2:dest (R(n+1):Rn).
- Any of the 15 general registers (Rn (n: 0 to 14)) is specifiable for dest.
- Note: The accumulator (ACC0) is used to perform the function. The value of ACC0 after executing the instruction is undefined.

Register Specified for dest	Registers Used for 64-Bit Extension		
R0	R1:R0		
R1	R2:R1		
R2	R3:R2		
R3	R4:R3		
R4	R5:R4		
R5	R6:R5		
R6	R7:R6		
R7	R8:R7		
R8	R9:R8		
R9	R10:R9		
R10	R11:R10		
R11	R12:R11		
R12	R13:R12		
R13	R14:R13		
R14	R15:R14		

### Flag Change

• This instruction does not affect the states of flags.



#### **Instruction Format**

	Processing	Operand		Code Size	
Syntax	Size	src	dest	(Byte)	
EMUL src, dest	L	#SIMM:8	Rd (Rd=R0 to R14)	4	
	L	#SIMM:16	Rd (Rd=R0 to R14)	5	
	L	#SIMM:24	Rd (Rd=R0 to R14)	6	
	L	#IMM:32	Rd (Rd=R0 to R14)	7	
	L	Rs	Rd (Rd=R0 to R14)	3	
	L	[Rs].memex	Rd (Rd=R0 to R14)	3 (memex == UB) 4 (memex != UB)	
	L	dsp:8[Rs].memex*	Rd (Rd=R0 to R14)	4 (memex == UB) 5 (memex != UB)	
	L	dsp:16[Rs].memex*	Rd (Rd=R0 to R14)	5 (memex == UB) 6 (memex != UB)	

Note: \* For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 262140 (65535 × 4) when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

#### **Description Example**

#10, R2
R1, R2
[R1], R2
8[R1].W, R2



# **EMULA**

Extended multiply to the accumulator Extended MULtiply to Accumulator

EMULA DSP instruction

Instruction Code Page: 238

#### **Syntax**


EMULA src, src2, Adest

#### Operation

Adest = (signed long) src \* (signed long) src2;

#### Function

• This instruction multiplies src by src2, and places the result in the accumulator (ACC). src and src2 are treated as signed integers.



#### **Flag Change**

• This instruction does not affect the states of flags.

#### **Instruction Format**

		Code Size		
Syntax	src	src2 A	dest	(Byte)
EMULA src, src2, Adest	Rs	Rs2 A	.0, A1	3

#### **Description Example**

EMULA R1, R2, A1



# EMULU

### Unsigned multiplication Extended MULtiply, Unsigned

Arithmetic/logic instruction

EMULU

Instruction Code

Page: 238

**Syntax** 

EMULU src, dest

#### Operation

dest2:dest = dest \* src;

#### Function

- This instruction multiplies dest by src, treating both as unsigned values.
- The calculation is performed on src and dest as 32-bit operands to obtain a 64-bit result, which is placed in the register pair, dest2:dest (R(n+1):Rn).
- Any of the 15 general registers (Rn (n: 0 to 14)) is specifiable for dest.
- Note: The accumulator (ACC0) is used to perform the function. The value of ACC0 after executing the instruction is undefined.

Register Specified for dest	Registers Used for 64-Bit Extension		
R0	R1:R0		
R1	R2:R1		
R2	R3:R2		
R3	R4:R3		
R4	R5:R4		
R5	R6:R5		
R6	R7:R6		
R7	R8:R7		
R8	R9:R8		
R9	R10:R9		
R10	R11:R10		
R11	R12:R11		
R12	R13:R12		
R13	R14:R13		
R14	R15:R14		

### Flag Change

• This instruction does not affect the states of flags.



#### **Instruction Format**

	Processing	Operand		Code Size	
Syntax	Size	src	dest	(Byte)	
EMULU src, dest	L	#SIMM:8	Rd (Rd=R0 to R14)	4	
	L	#SIMM:16	Rd (Rd=R0 to R14)	5	
	L	#SIMM:24	Rd (Rd=R0 to R14)	6	
	L	#IMM:32	Rd (Rd=R0 to R14)	7	
	L	Rs	Rd (Rd=R0 to R14)	3	
	L	[Rs].memex	Rd (Rd=R0 to R14)	3 (memex == UB) 4 (memex != UB)	
	L	dsp:8[Rs].memex*	Rd (Rd=R0 to R14)	4 (memex == UB) 5 (memex != UB)	
	L	dsp:16[Rs].memex*	Rd (Rd=R0 to R14)	5 (memex == UB) 6 (memex != UB)	

Note: \* For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 262140 (65535 × 4) when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

#### **Description Example**

#10, R2
R1, R2
[R1], R2
8[R1].UW, R2



# FADD

FADD

#### Floating-point addition Floating-point ADD

### Syntax

Floating-point operation instruction Instruction Code Page: 240

```
(1)FADD src, dest
(2)FADD src, src2, dest
```

#### Operation

(1)dest = dest + src; (2)dest = src + src2;

#### Function

- (1) This instruction adds the single-precision floating-point numbers stored in dest and src and places the result in dest.
- (2) This instruction adds the single-precision floating-point numbers stored in src2 and src and places the result in dest.
- Rounding of the result is in accord with the setting of the RM[1:0] bits in the FPSW.
- Handling of denormalized numbers depends on the setting of the DN bit in the FPSW.
- The operation result is +0 when the sum of (src and dest) and (src and src2) of the opposite signs is exactly 0 except in the case of a rounding mode towards -∞. The operation result is -0 when the rounding mode is towards -∞.

#### **Flag Change**

Flag	Change	Condition
С	-	
Z		The flag is set if the result of the operation is +0 or -0; otherwise it is cleared.
S		The flag is set if the sign bit (bit 31) of the result of the operation is 1; otherwise it is cleared.
0	-	
CV		The flag is set if an invalid operation exception is generated; otherwise it is cleared.
CO		The flag is set if an overflow exception is generated; otherwise it is cleared.
CZ		The value of the flag is 0.
CU		The flag is set if an underflow exception is generated; otherwise it is cleared.
СХ		The flag is set if an inexact exception is generated; otherwise it is cleared.
CE		The flag is set if an unimplemented processing is generated; otherwise it is cleared.
FV		The flag is set if an invalid operation exception is generated, and otherwise left unchanged.
FO		The flag is set if an overflow exception is generated, and otherwise left unchanged.
FZ	-	
FU		The flag is set if an underflow exception is generated, and otherwise left unchanged.
FX		The flag is set if an inexact exception is generated, and otherwise left unchanged.

Note: The FX, FU, FO, and FV flags do not change if any of the exception enable bits EX, EU, EO, and EV is 1. The S and Z flags do not change when an exception is generated.



#### **Instruction Format**

	Processing		Code Size		
Syntax	Size	src	src2	dest	(Byte)
(1) FADD src, dest	L	#IMM:32	-	Rd	7
	L	Rs	-	Rd	3
	L	[Rs].L	-	Rd	3
	L	dsp:8[Rs].L <sup>*</sup>	-	Rd	4
	L	dsp:16[Rs].L <sup>*</sup>	-	Rd	5
(2) FADD src, src2, dest	L	Rs	Rs2	Rd	3

Note: \* For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 4) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 1020 (255 × 4) can be specified; with dsp:16, values from 0 to 262140 (65535 × 4) can be specified. The value divided by 4 will be stored in the instruction code.

#### **Possible Exceptions**

Unimplemented processing Invalid operation Overflow Underflow Inexact

#### **Description Example**

 FADD
 R1, R2

 FADD
 [R1], R2

 FADD
 R1, R2, R3

#### **Supplementary Description**

• The following tables show the correspondences between src and dest values and the results of operations when DN = 0 and DN = 1.

						src			
		Normalized	+0	-0	$+\infty$	-8	Denormalized	QNaN	SNaN
dest	Normalized	Sum							
or	+0		+0	*		∞			
src2	-0		*	-0					
	+∞				+∞	Invalid operation			
	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~		-∞		Invalid operation	8			
	Denormalized						Unimplemented		
							processing		
	QNaN							QNaN	
	SNaN								Invalid
									operation

When DN = 0



### **RX Family**

#### When DN = 1

				S	rc			
		Normalized	+0,	-0,	+∞		QNaN	SNaN
			+Denormalized	-Denormalized				
dest	Normalized	Sum	Norm	alized				
	+0, +Denormalized	Normalized	+0	*		-∞		
	–0, –Denormalized	Normalized	*	-0				
	+∞				+∞	Invalid operation		
	~~~		-∞		Invalid operation	-8		
	QNaN						QNaN	
	SNaN							Invalid operation

Note: \* The result is -0 when the rounding mode is set to rounding towards  $-\infty$  and +0 in other rounding modes.



# FCMP

#### Floating-point comparison Floating-point CoMPare

#### Section 3 Instruction Descriptions

Floating-point operation instruction

**FCMP** 

Instruction Code

Page: 241

#### **Syntax**

FCMP src, src2

#### Operation

src2 - src;

#### Function

- This instruction compares the single-precision floating numbers stored in src2 and src and changes the states of flags according to the result.
- Handling of denormalized numbers depends on the setting of the DN bit in the FPSW.

#### Flag Change

Flag	Change	Condition
С	-	
Z		The flag is set if src2 == src; otherwise it is cleared.
S		The flag is set if src2 < src; otherwise it is cleared.
0	$\checkmark$	The flag is set if an ordered classification based on the comparison result is impossible; otherwise it is cleared.
CV		The flag is set if an invalid operation exception is generated; otherwise it is cleared.
CO		The value of the flag is 0.
CZ	$\checkmark$	The value of the flag is 0.
CU	$\checkmark$	The value of the flag is 0.
CX	$\checkmark$	The value of the flag is 0.
CE	$\checkmark$	The flag is set if an unimplemented processing exception is generated; otherwise it is cleared.
FV		The flag is set if an invalid operation exception is generated; otherwise it does not change.
FO	-	
FZ	-	
FU	-	
FX	-	

Note: The FV flag does not change if the exception enable bit EV is 1. The O, S, and Z flags do not change when an exception is generated.

		Flag		
Condition	0	S	Z	
src2 > src	0	0	0	
src2 < src	0	1	0	
src2 == src	0	0	1	
Ordered classification impossible	1	0	0	



#### **Instruction Format**

	Processing		Operand	Code Size
Syntax	Size	src	src2	(Byte)
FCMP src, src2	L	#IMM:32	Rs	7
	L	Rs	Rs2	3
	L	[Rs].L	Rs2	3
	L	dsp:8[Rs].L <sup>*</sup>	Rs2	4
	L	dsp:16[Rs].L <sup>*</sup>	Rs2	5

Note: \* For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 4) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 1020 (255 × 4) can be specified; with dsp:16, values from 0 to 262140 (65535 × 4) can be specified. The value divided by 4 will be stored in the instruction code.

#### **Possible Exceptions**

Unimplemented processing Invalid operation

#### **Description Example**

FCMP R1, R2 FCMP [R1], R2

#### **Supplementary Description**

• The following tables show the correspondences between src and src2 values and the results of operations when DN = 0 and DN = 1.

(>: src2 > src, <: src2 < src, =: src2 == src)

When D	N = 0
--------	-------

						src			
		Normalized	+0	-0	+∞	-∞	Denormalized	QNaN	SNaN
src2	Normalized	Comparison							
	+0			_	<				
	-0		=	=		>			
	+∞		>		=				
	-∞		<			=			
	Denormalized						Unimplemented processing		
	QNaN							Ordered	
								classification impossible	
	SNaN							Invalid ope	
								(Ordered class	
								impossi	ble)

### **RX Family**

#### When DN = 1

				S	rc			
		Normalized	+0,	-0,	+∞	~~~	QNaN	SNaN
			+Denormalized	-Denormalized				
src2	Normalized	Comparison						
	+0,				<			
	+Denormalized		-	=		>		
	-0,		-	-		-		
	-Denormalized							
	+∞		>		=			
			<			=		
	QNaN						Ordered	
							classification	
							impossible	
	SNaN						Invalid op	
							(Ordered clas	
							imposs	ible)



# FDIV

#### Floating-point division Floating-point DIVide

Floating-point operation instruction

FDIV

Page: 242

Instruction Code

#### Syntax

FDIV src, dest

#### Operation

dest = dest / src;

#### Function

- This instruction divides the single-precision floating-point number stored in dest by that stored in src and places the result in dest. Rounding of the result is in accord with the setting of the RM[1:0] bits in the FPSW.
- Handling of denormalized numbers depends on the setting of the DN bit in the FPSW.

#### **Flag Change**

Flag	Change	Condition
С	-	
Z	$\checkmark$	The flag is set if the result of the operation is +0 or -0; otherwise it is cleared.
S	$\checkmark$	The flag is set if the sign bit (bit 31) of the result of the operation is 1; otherwise it is cleared.
0	-	
CV	$\checkmark$	The flag is set if an invalid operation exception is generated; otherwise it is cleared.
CO	$\checkmark$	The flag is set if an overflow exception is generated; otherwise it is cleared.
CZ	$\checkmark$	The flag is set if a division-by-zero exception is generated; otherwise it is cleared.
CU	$\checkmark$	The flag is set if an underflow exception is generated; otherwise it is cleared.
CX	$\checkmark$	The flag is set if an inexact exception is generated; otherwise it is cleared.
CE	$\checkmark$	The flag is set if an unimplemented processing exception is generated; otherwise it is cleared.
FV	$\checkmark$	The flag is set if an invalid operation exception is generated; otherwise it does not change.
FO	$\checkmark$	The flag is set if an overflow exception is generated; otherwise it does not change.
FZ	$\checkmark$	The flag is set if a division-by-zero exception is generated; otherwise it does not change.
FU	$\checkmark$	The flag is set if an underflow exception is generated; otherwise it does not change.
FX	$\checkmark$	The flag is set if an inexact exception is generated; otherwise it does not change.

Note: The FX, FU, FZ, FO, and FV flags do not change if any of the exception enable bits EX, EU, EZ, EO, and EV is 1. The S and Z flags do not change when an exception is generated.

#### **Instruction Format**

	Processing		Operand	Code Size
Syntax	Size	src	dest	(Byte)
FDIV src, dest	L	#IMM:32	Rd	7
	L	Rs	Rd	3
	L	[Rs].L	Rd	3
	L	dsp:8[Rs].L <sup>*</sup>	Rd	4
	L	dsp:16[Rs].L <sup>*</sup>	Rd	5

Note: \* For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 4) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 1020 (255 × 4) can be specified; with dsp:16, values from 0 to 262140 (65535 × 4) can be specified. The value divided by 4 will be stored in the instruction code.



### **Possible Exceptions**

Unimplemented processing Invalid operation Overflow Underflow Inexact Division-by-zero

#### **Description Example**

FDIV R1, R2 FDIV [R1], R2

#### **Supplementary Description**

• The following tables show the correspondences between src and dest values and the results of operations when DN = 0 and DN = 1.

#### When DN = 0

						src			
		Normalized	+0	-0	+∞	-∞	Denormalized	QNaN	SNaN
dest	Normalized	Division	Division	-by-zero	(	)			
	+0	0	Involid o	poration	+0	-0			
	-0	0	invaliu u	peration	-0 +0				
	+∞	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	+∞	-∞	Invalid operation				
	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~		-∞	$+\infty$	invaliu u	peration			
	Denormalized						Unimplemented		
							processing		
	QNaN							QNaN	
	SNaN								Invalid
									operation

When DN = 1

				S	rc			
		Normalized	+0, -0,		+∞	-∞	QNaN	SNaN
			+Denormalized	-Denormalized				
dest	Normalized	Division	Division-by-zero		0			
	+0, +Denormalized	0	lovalid a	+0	-0			
	–0, –Denormalized	0	Invalid operation		-0	+0		
	+∞	8	+∞	-∞	Involid energian			
	-∞		-∞	∞ <b>+</b> ∞−		Invalid operation		
	QNaN						QNaN	
	SNaN							Invalid operation



# **FMUL**

## FMUL

Floating-point multiplication Floating-point MULtiply

Floating-point operation instruction Instruction Code Page: 243

### **Syntax**

(1) FMUL	src,	dest	
(2) FMUL	src,	src2,	dest

#### Operation

(1)dest	=	dest	*	src;
(2)dest	=	src2	*	<pre>src;</pre>

#### **Function**

- (1) This instruction multiplies the single-precision floating-point number stored in dest by that stored in src and places the result in dest.
- (2) This instruction multiplies the single-precision floating-point number stored in src2 by that stored in src and places the result in dest.
- Rounding of the result is in accord with the setting of the RM[1:0] bits in the FPSW.
- Handling of denormalized numbers depends on the setting of the DN bit in the FPSW.
- The value of ACC0 after executing the instruction is undefined regardless of generation of floating-point Note: exceptions.

#### Change Condition Flag С Ζ $\sqrt{}$ The flag is set if the result of the operation is +0 or -0; otherwise it is cleared. S $\sqrt{}$ The flag is set if the sign bit (bit 31) of the result of the operation is 1; otherwise it is cleared. 0 \_ CV $\sqrt{}$ The flag is set if an invalid operation exception is generated; otherwise it is cleared. СО $\sqrt{}$ The flag is set if an overflow exception is generated; otherwise it is cleared. CZ $\sqrt{}$ The value of the flag is 0. CU $\sqrt{}$ The flag is set if an underflow exception is generated; otherwise it is cleared. $\sqrt{}$ СХ The flag is set if an inexact exception is generated; otherwise it is cleared. $\sqrt{}$ CE The flag is set if an unimplemented processing is generated; otherwise it is cleared. FV $\sqrt{}$ The flag is set if an invalid operation exception is generated, and otherwise left unchanged. $\sqrt{}$ FO The flag is set if an overflow exception is generated, and otherwise left unchanged. FΖ FU $\sqrt{}$ The flag is set if an underflow exception is generated, and otherwise left unchanged. FX $\sqrt{}$ The flag is set if an inexact exception is generated, and otherwise left unchanged.

Flag Change

The FX, FU, FO, and FV flags do not change if any of the exception enable bits EX, EU, EO, and EV is 1. The S Note: and Z flags do not change when an exception is generated.



#### **Instruction Format**

	Processing		Code Size			
Syntax	Size	src	src2	dest	(Byte)	
(1) FMUL src, dest	L	#IMM:32	-	Rd	7	
	L	Rs	-	Rd	3	
	L	[Rs].L	-	Rd	3	
	L	dsp:8[Rs].L <sup>*</sup>	-	Rd	4	
	L	dsp:16[Rs].L <sup>*</sup>	-	Rd	5	
(2) FMUL src, src2, dest	L	Rs	Rs2	Rd	3	

Note: \* For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 4) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 1020 (255 × 4) can be specified; with dsp:16, values from 0 to 262140 (65535 × 4) can be specified. The value divided by 4 will be stored in the instruction code.

#### **Possible Exceptions**

Unimplemented processing Invalid operation Overflow Underflow Inexact

#### **Description Example**

 FMUL
 R1, R2

 FMUL
 [R1], R2

 FMUL
 R1, R2, R3

#### **Supplementary Description**

• The following tables show the correspondences between src and dest values and the results of operations when DN = 0 and DN = 1.

						src			
		Normalized	+0	-0	$+\infty$	-∞	Denormalized	QNaN	SNaN
dest	Normalized	Multiplication	ı		٥	0			
or	+0		+0	-0	Invalid o	noration			
src2	-0		-0	+0	Invalid operation				
	+∞	×	Involid o	peration	$+\infty$				
	-∞	00	invaliu u	peration		+∞			
	Denormalized						Unimplemented		
							processing		
	QNaN							QNaN	
	SNaN								Invalid
									operation

#### When DN = 0



### **RX Family**

#### When DN = 1

				s	rc			
		Normalized	+0,	-0,	+∞	-∞	QNaN	SNaN
			+Denormalized	-Denormalized				
dest	Normalized	Multiplication			c	x		
or	+0,		+0	-0				
01	+Denormalized		.0	Ŭ	Invalid operation			
src2	-0,		-0	+0	invalia c	poration		
0102	-Denormalized		•	10				
	+∞	×	lovalid o	peration	+∞	-∞		
	-8	~~~~	invalid o	peration	-8	+∞		
	QNaN						QNaN	
	SNaN							Invalid
								operation



# FSQRT

Floating-point square root Floating-point SQuare RooT

Floating-point operation instruction

FSQRT

Instruction Code

Page: 244

#### **Syntax**

FSQRT src, dest

#### Operation

dest = sqrt(src);

#### Function

- This instruction calculates the square root of the single-precision floating-point number stored in src and places the result in dest. Rounding of the result is in accord with the setting of the RM[1:0] bits in the FPSW.
- Handling of denormalized numbers depends on the setting of the DN bit in the FPSW.

#### **Flag Change**

Flag	Change	Condition
С	-	
Z		The flag is set if the result of the operation is +0 or -0; otherwise it is cleared.
S	$\checkmark$	The flag is set if the sign bit (bit 31) of the result of the operation is 1; otherwise it is cleared
0	_	
CV		The flag is set if an invalid operation exception is generated; otherwise it is cleared.
СО	$\checkmark$	The value of the flag is 0.
CZ		The value of the flag is 0.
CU		The value of the flag is 0.
СХ		The flag is set if an inexact exception is generated; otherwise it is cleared.
CE		The flag is set if an unimplemented processing is generated; otherwise it is cleared.
FV	$\checkmark$	The flag is set if an invalid operation exception is generated, and otherwise left unchanged.
FO	-	
FZ	-	
FU	-	
FX		The flag is set if an inexact exception is generated, and otherwise left unchanged.

Note: The FX, FU, FO, and FV flags do not change if any of the exception enable bits EX, EU, EO, and EV is 1. The S and Z flags do not change when an exception is generated.



#### **Instruction Format**

	Processing		Operand	Code Size
Syntax	Size	src dest		(Byte)
FSQRT src, dest	L	#IMM:32	Rd	7
	L	Rs	Rd	3
	L	[Rs].L	Rd	3
	L	dsp:8[Rs].L*	Rd	4
	L	dsp:16[Rs].L*	Rd	5

Note: \* For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 4) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 1020 (255 × 4) can be specified; with dsp:16, values from 0 to 262140 (65535 × 4) can be specified. The value divided by 4 will be stored in the instruction code.

#### **Possible Exceptions**

Unimplemented processing Invalid operation Inexact

### **Description Example**

FSQRT R1, R2 FSQRT [R1], R2

#### **Supplementary Description**

• The following tables show the correspondences between src values and the results of operations when DN = 0 and DN = 1.

When DN = 0

					src				
	+Normalized	-Normalized	+0	-0	$+\infty$	-∞	Denormalized	QNaN	SNaN
Result	Square root	Invalid operation	+0	-0	+∞	Invalid operation	Unimplemented processing	QNaN	Invalid operation

When DN = 1

						src				
	+Normalized	-Normalized	+0	-0	$+\infty$	-∞	+Denormalized	-Denormalized	QNaN	SNaN
Result	Square root	Invalid operation	+0	-0	+∞	Invalid operation	+0	-0	QNaN	Invalid operation

#### Rules for Generating QNaN When Invalid Operation is Generated

Source Operands	Operation Results	
SNaN	The SNaN source operand converted into a QNaN	
Other than above	7FFFFFFh	

Note: Corresponds to Table 1.6, Rules for Generating QNaNs.



# FSUB

**FSUB** 

#### Floating-point subtraction Floating-point SUBtract

### Syntax

Floating-point operation instruction Instruction Code Page: 245

```
(1)FSUB src, dest
(2)FSUB src, src2, dest
```

#### Operation

(1)dest	=	dest	-	<pre>src;</pre>
(2)dest	=	src2	-	src;

#### Function

- (1) This instruction subtracts the single-precision floating-point number stored in src from that stored in dest and places the result in dest.
- (2) This instruction subtracts the single-precision floating-point number stored in src from that stored in src2 and places the result in dest.
- Rounding of the result is in accord with the setting of the RM[1:0] bits in the FPSW.
- Handling of denormalized numbers depends on the setting of the DN bit in the FPSW.
- The operation result is +0 when subtracting src from dest (src from src2) with both the same signs is exactly 0 except in the case of a rounding mode towards -∞. The operation result is -0 when the rounding mode is towards -∞.

Flag	Change	Condition
С	-	
Z		The flag is set if the result of the operation is +0 or -0; otherwise it is cleared.
S		The flag is set if the sign bit (bit 31) of the result of the operation is 1; otherwise it is cleared.
0	-	
CV		The flag is set if an invalid operation exception is generated; otherwise it is cleared.
CO	$\checkmark$	The flag is set if an overflow exception is generated; otherwise it is cleared.
CZ		The value of the flag is 0.
CU		The flag is set if an underflow exception is generated; otherwise it is cleared.
СХ	$\checkmark$	The flag is set if an inexact exception is generated; otherwise it is cleared.
CE		The flag is set if an unimplemented processing is generated; otherwise it is cleared.
FV		The flag is set if an invalid operation exception is generated, and otherwise left unchanged.
FO	$\checkmark$	The flag is set if an overflow exception is generated, and otherwise left unchanged.
FZ	-	
FU		The flag is set if an underflow exception is generated, and otherwise left unchanged.
FX		The flag is set if an inexact exception is generated, and otherwise left unchanged.

#### **Flag Change**

Note: The FX, FU, FO, and FV flags do not change if any of the exception enable bits EX, EU, EO, and EV is 1. The S and Z flags do not change when an exception is generated.



#### **Instruction Format**

	Processing		Operand		Code Size
Syntax	Size	src	src2	dest	(Byte)
(1) FSUB src, dest	L	#IMM:32	-	Rd	7
	L	Rs	-	Rd	3
	L	[Rs].L	-	Rd	3
	L	dsp:8[Rs].L*	-	Rd	4
	L	dsp:16[Rs].L*	-	Rd	5
(2) FSUB src, src2, dest	L	Rs	Rs2	Rd	3

Note: \* For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 4) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 1020 (255 × 4) can be specified; with dsp:16, values from 0 to 262140 (65535 × 4) can be specified. The value divided by 4 will be stored in the instruction code.

#### **Possible Exceptions**

Unimplemented processing Invalid operation Overflow Underflow Inexact

#### **Description Example**

 FSUB
 R1, R2

 FSUB
 [R1], R2

 FSUB
 R1, R2, R3

#### **Supplementary Description**

• The following tables show the correspondences between src and dest values and the results of operations when DN = 0 and DN = 1.

						SIC			
		Normalized	+0	-0	+∞	~~~	Denormalized	QNaN	SNaN
dest	Normalized	Subtraction							
	+0		*	+0	-∞				
	-0		-0	*		+∞			
	+∞		+∞		Invalid operation				
	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~			)		Invalid operation			
	Denormalized						Unimplemented		
							processing	l	
	QNaN							QNaN	
	SNaN								Invalid
									operation

#### When DN = 0



### **RX Family**

#### When DN = 1

		SIC						
		Normalized	+0,	-0,	+∞	-∞	QNaN	SNaN
			+Denormalized	-Denormalized				
dest	Normalized	Subtraction						
	+0, +Denormalized		*	+0				
	–0, –Denormalized		-0	*		+∞		
	+∞		+∞		Invalid operation			
	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~		-~	)		Invalid operation		
	QNaN						QNaN	
	SNaN							Invalid operation

Note: \* The result is -0 when the rounding mode is set to rounding towards  $-\infty$  and +0 in other rounding modes.



# FTOI

Floating-point operation instruction

#### Floating point to integer conversion Float TO Integer



Page: 246

Instruction Code

#### **Syntax**

FTOI src, dest

#### Operation

dest = ( signed long ) src;

#### Function

- This instruction converts the single-precision floating-point number stored in src into a signed longword (32-bit) integer and places the result in dest.
- The result is always rounded towards 0, regardless of the setting of the RM[1:0] bits in the FPSW.

#### **Flag Change**

Flag	Change	Condition
С	-	
Z		The flag is set if the result of the operation is 0; otherwise it is cleared.
S	$\checkmark$	The flag is set if the sign bit (bit 31) of the result of the operation is 1; otherwise it is cleared.
0	-	
CV		The flag is set if an invalid operation exception is generated; otherwise it is cleared.
CO	$\checkmark$	The value of the flag is 0.
CZ		The value of the flag is 0.
CU		The value of the flag is 0.
СХ	$\checkmark$	The flag is set if an inexact exception is generated; otherwise it is cleared.
CE		The flag is set if an unimplemented processing exception is generated; otherwise it is cleared.
FV	$\checkmark$	The flag is set if an invalid operation exception is generated; otherwise it does not change.
FO	-	
FZ	-	
FU	-	
FX		The flag is set if an inexact exception is generated; otherwise it does not change.

Note: The FX and FV flags do not change if any of the exception enable bits EX and EV is 1. The S and Z flags do not change when an exception is generated.

#### **Instruction Format**

	Processing		Operand	Code Size
Syntax	Size	src	dest	(Byte)
FTOI src, dest	L	Rs	Rd	3
	L	[Rs].L	Rd	3
	L	dsp:8[Rs].L <sup>*</sup>	Rd	4
	L	dsp:16[Rs].L <sup>*</sup>	Rd	5

Note: \* For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 4) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 1020 (255 × 4) can be specified; with dsp:16, values from 0 to 262140 (65535 × 4) can be specified. The value divided by 4 will be stored in the instruction code.

#### **Possible Exceptions**

Unimplemented processing Invalid operation Inexact

#### **Description Example**

FTOI R1, R2 FTOI [R1], R2

#### **Supplementary Description**

• The following tables show the correspondences between src and dest values and the results of operations when DN = 0 and DN = 1.

#### When DN = 0

src Value	(exponent is shown without bias)	dest	Exception	
src ≥ 0	+∞	When an invalid operation exception is generated with the EV bit = 1: No change	Invalid operation exception	
	127 ≥ Exponent ≥ 31	Other cases: 7FFFFFFh		
	30 ≥ Exponent ≥ –126	00000000h to 7FFFF80h	None <sup>*1</sup>	
	+Denormalized number	No change	Unimplemented processing exception	
	+0	0000000h	None	
src < 0	-0	_		
	-Denormalized number	No change	Unimplemented processing exception	
	30 ≥ Exponent ≥ –126	00000000h to 80000080h	None <sup>*1</sup>	
	127 ≥ Exponent ≥ 31	When an invalid operation exception is generated with the EV bit = 1: No change	Invalid operation exception <sup>*2</sup>	
		Other cases: 80000000h		
NaN	QNaN	When an invalid operation exception is generated with the EV bit = 1: No change	Invalid operation exception	
		Other cases:		
	SNaN	 Sign bit = 0: 7FFFFFFh		
		Sign bit = 1: 8000000h		

Notes: 1. An inexact exception occurs when the result is rounded.

2. No invalid operation exception occurs when src = CF000000h.



#### When DN = 1

src Value (exponent is shown without bias)		dest	Exception	
src ≥ 0	+∞	When an invalid operation exception is generated with the EV bit = 1: No change	Invalid operation exception	
	127 ≥ Exponent ≥ 31	Other cases: 7FFFFFFh		
	$30 \ge Exponent \ge -126$	00000000h to 7FFFF80h	None <sup>*1</sup>	
	+0, +Denormalized number	0000000h	None	
src < 0	-0, -Denormalized number	_		
	30 ≥ Exponent ≥ –126	00000000h to 80000080h	None <sup>*1</sup>	
	127 ≥ Exponent ≥ 31	When an invalid operation exception is generated with the EV bit = 1: No change	Invalid operation exception <sup>*2</sup>	
	<u>~~</u>	Other cases: 80000000h		
NaN	QNaN	When an invalid operation exception is generated with the EV bit = 1: No change	Invalid operation exception	
		Other cases:		
	SNaN	Sign bit = 0: 7FFFFFFh		
		Sign bit = 1: 80000000h		

Notes: 1. An inexact exception occurs when the result is rounded.

2. No invalid operation exception occurs when src = CF000000h.



# FTOU

Floating-point operation instruction

#### Floating point to integer conversion Float TO Unsigned integer



Instruction Code

Page: 246

Syntax

FTOU src, dest

#### Operation

dest = ( unsigned long ) src;

#### Function

- This instruction converts the single-precision floating-point number stored in src into an unsigned longword (32-bit) integer and places the result in dest.
- The result is always rounded towards 0, regardless of the setting of the RM[1:0] bits in the FPSW.

#### **Flag Change**

Flag	Change	Condition
С	_	
Z		The flag is set if the result of the operation is 0; otherwise it is cleared.
S	$\checkmark$	The flag is set if bit 31 of the result of the operation is 1; otherwise it is cleared.
0	-	
CV		The flag is set if an invalid operation exception is generated; otherwise it is cleared.
CO	$\checkmark$	The value of the flag is 0.
CZ		The value of the flag is 0.
CU		The value of the flag is 0.
CX		The flag is set if an inexact exception is generated; otherwise it is cleared.
CE		The flag is set if an unimplemented processing is generated; otherwise it is cleared.
FV		The flag is set if an invalid operation exception is generated, and otherwise left unchanged.
FO	-	
FZ	-	
FU	-	
FX		The flag is set if an inexact exception is generated, and otherwise left unchanged.

Note: The FX and FV flags do not change if any of the exception enable bits EX and EV is 1. The S and Z flags do not change when an exception is generated.

#### **Instruction Format**

	Processing		Operand	Code Size	
Syntax	Size	src dest		(Byte)	
FTOU src, dest	L	Rs	Rd	3	
	L	[Rs].L	Rd	3	
	L	dsp:8[Rs].L*	Rd	4	
	L	dsp:16[Rs].L*	Rd	5	

Note: \* For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 4) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 1020 (255 × 4) can be specified; with dsp:16, values from 0 to 262140 (65535 × 4) can be specified. The value divided by 4 will be stored in the instruction code.

### **Possible Exceptions**

Unimplemented processing Invalid operation Inexact

#### **Description Example**

FTOU R1, R2 FTOU [R1], R2

#### **Supplementary Description**

• The following tables show the correspondences between src and dest values and the results of operations when DN = 0 and DN = 1.

#### When DN = 0

src Value	(exponent is shown without bias)	dest	Exception	
src≥0	$+\infty$ 127 ≥ Exponent ≥ 32	When an invalid operation exception is generated with the EV bit = 1: No change Other cases: 7FFFFFFh	Invalid operation	
	31 ≥ Exponent ≥ –126	00000000h to 7FFFF80h	None <sup>*1</sup>	
	+Denormalized number	No change	Unimplemented processing	
	+0	0000000h	None	
src < 0	-0	_		
	-Denormalized number	No change	Unimplemented processing	
	-Normalized number, - $\infty$	When an invalid operation exception is generated with the EV bit = 1: No change Other cases: 00000000h	Invalid operation	
NaN	QNaN	When an invalid operation exception is	Invalid operation	
	SNaN	generated with the EV bit = 1: No change Other cases: Most significant bit = 0: FFFFFFFh Most significant bit = 1: 00000000h		

Note: 1.An inexact exception occurs when the result is rounded.



When D	N = 1
--------	-------

src Value (exponent is shown without bias)		dest	Exception
src ≥ 0	$+\infty$ 127 ≥ Exponent ≥ 32	When an invalid operation exception is generated with the EV bit = 1: No change Other cases: FFFFFFFh	Invalid operation
	31 ≥ Exponent ≥ –126	00000000h to FFFFF00h	None <sup>*1</sup>
	+0, +Denormalized number	0000000h	None
src < 0	-0	_	
	-Normalized number, - $\infty$	When an invalid operation exception is generated with the EV bit = 1: No change Other cases: 00000000h	Invalid operation
NaN	QNaN	When an invalid operation exception is generated with the EV bit = 1: No change Other cases: Sign bit = 0: FFFFFFFh Sign bit = 1: 00000000h	Invalid operation
	SNaN		

Notes: 1. An inexact exception occurs when the result is rounded.



# INT

#### Software interrupt INTerrupt



System manipulation instruction Instruction Code Page: 247

### Syntax

INT src

## Operation

```
tmp0 = PSW;
U = 0;
I = 0;
PM = 0;
tmp1 = PC + 3;
PC = *(IntBase + src * 4);
SP = SP - 4;
*SP = tmp0;
SP = SP - 4;
*SP = tmp1;
```

### Function

- This instruction generates the unconditional trap which corresponds to the number specified as src.
- The INT instruction number (src) is in the range  $0 \le \text{src} \le 255$ .
- This instruction causes a transition to supervisor mode, and clears the PM bit in the PSW to 0.
- This instruction clears the U and I bits in the PSW to 0.

## Flag Change

- This instruction does not affect the states of flags.
- The state of the PSW before execution of this instruction is preserved on the stack.

#### **Instruction Format**

	Operand	Code Size	
Syntax	src	(Byte)	
INT src	#IMM:8	3	

## **Description Example**

INT #0



# ITOF

#### Integer to floating-point conversion Integer TO Floating-point

Floating-point operation instruction

# ITOF

Page: 247

Instruction Code

#### **Syntax**

ITOF src, dest

#### Operation

dest = ( float ) src;

#### Function

• This instruction converts the signed longword (32-bit) integer stored in src into a single-precision floating-point number and places the result in dest. Rounding of the result is in accord with the setting of the RM[1:0] bits in the FPSW. 00000000h is handled as +0 regardless of the rounding mode.

#### **Flag Change**

Flag	Change	Condition
С	_	
Z	$\checkmark$	The flag is set if the result of the operation is +0; otherwise it is cleared.
S	$\checkmark$	The flag is set if the sign bit (bit 31) of the result of the operation is 1; otherwise it is cleared.
0	_	
CV	$\checkmark$	The value of the flag is 0.
СО		The value of the flag is 0.
CZ		The value of the flag is 0.
CU		The value of the flag is 0.
СХ		The flag is set if an inexact exception is generated; otherwise it is cleared.
CE		The value of the flag is 0.
FV	-	
FO	-	
FZ	-	
FU	-	
FX		The flag is set if an inexact exception is generated; otherwise it does not change.

Note: The FX flag does not change if the exception enable bit EX is 1. The S and Z flags do not change when an exception is generated.



### **Instruction Format**

	Processing	Operand		Code Size
Syntax	Size	src	dest	(Byte)
ITOF src, dest	L	Rs	Rd	3
	L	[Rs].memex	Rd	3 (memex == UB) 4 (memex != UB)
	L	dsp:8[Rs].memex <sup>*</sup>	Rd	4 (memex == UB) 5 (memex != UB)
	L	dsp:16[Rs].memex*	Rd	5 (memex == UB) 6 (memex != UB)

Note: \* For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 262140 (65535 × 4) when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

#### **Possible Exceptions**

Inexact

#### **Description Example**

ITOF	R1, R2
ITOF	[R1], R2
ITOF	16[R1].L, R2



#### Section 3 Instruction Descriptions

## JMP

#### Unconditional jump JuMP



Branch instruction Instruction Code Page: 248

#### Syntax

JMP src

### Operation

PC = src;

#### Function

• This instruction branches to the instruction specified by src.

#### **Flag Change**

• This instruction does not affect the states of flags.

#### **Instruction Format**

		Operand	Code Size
Synta	x	src	(Byte)
JMP	SIC	Rs	2

### **Description Example**

JMP R1



# JSR

#### Jump to a subroutine Jump SubRoutine

### Syntax

JSR src

### Operation

SP = SP - 4; \*SP = ( PC + 2 );<sup>\*</sup> PC = src;

Note: \* (PC + 2) is the address of the instruction following the JSR instruction.

## Function

• This instruction causes the flow of execution to branch to the subroutine specified by src.

## Flag Change

• This instruction does not affect the states of flags.

#### **Instruction Format**

Syntax		Operand	Code Size (Byte)	
		src		
JSR	SIC	Rs	2	

#### **Description Example**

JSR R1



Branch instruction Instruction Code Page: 248

**JSR** 

#### Section 3 Instruction Descriptions

## MACHI

Multiply-Accumulate the high-order word Multiply-ACcumulate HIgh-order word

MACHI

DSP instruction Instruction Code Page: 249

#### Syntax


MACHI src, src2, Adest

#### Operation

signed short tmp1, tmp2; signed 72bit tmp3; tmp1 = (signed short) (src >> 16); tmp2 = (signed short) (src2 >> 16); tmp3 = (signed long) tmp1 \* (signed long) tmp2; Adest = Adest + (tmp3 << 16);</pre>

## Function

• This instruction multiplies the higher-order 16 bits of src by the higher-order 16 bits of src2, and adds the result to the value in the accumulator (ACC). The addition is performed with the least significant bit of the result of multiplication corresponding to bit 16 of ACC. The result of addition is stored in ACC. The higher-order 16 bits of src and the higher-order 16 bits of src2 are treated as signed integers.



## **Flag Change**

• This instruction does not affect the states of flags.

#### **Instruction Format**

	Operand			Code Size
Syntax	src	src2	Adest	(Byte)
MACHI src, src2, Adest	Rs	Rs2	A0, A1	3

#### **Description Example**

MACHI R1, R2, A1



# MACLH

Multiply-Accumulate the lower-order word and higher-order word Multiply-ACcumulate Low-order word and High-order word

## MACLH

DSP instruction Instruction Code Page: 249

#### Syntax


MACLH src, src2, Adest

#### Operation

signed short tmp1, tmp2; signed 72bit tmp3; tmp1 = (signed short) src; tmp2 = (signed short) (src2 >> 16); tmp3 = (signed long) tmp1 \* (signed long) tmp2; Adest = Adest + (tmp3 << 16);</pre>

## Function

• This instruction multiplies the lower-order 16 bits of src by the higher-order 16 bits of src2, and adds the result to the value in the accumulator (ACC). The addition is performed with the least significant bit of the result of multiplication corresponding to bit 16 of ACC. The result of addition is stored in ACC. The lower-order 16 bits of src and the higher-order 16 bits of src2 are treated as signed integers.



## **Flag Change**

• This instruction does not affect the states of flags.

#### **Instruction Format**

	Operand		Code Size	
Syntax	src	src2	Adest	(Byte)
MACLH src, src2, Adest	Rs	Rs2	A0, A1	3

## **Description Example**

MACLH R1, R2, A1



## MACLO

Multiply-Accumulate the low-order word Multiply-ACcumulate LOw-order word

## MACLO

DSP instruction Instruction Code Page: 250

#### Syntax


MACLO src, src2, Adest

#### Operation

signed short tmp1, tmp2; signed 72bit tmp3; tmp1 = (signed short) src; tmp2 = (signed short) src2; tmp3 = (signed long) tmp1 \* (signed long) tmp2; Adest = Adest + (tmp3 << 16);</pre>

#### Function

• This instruction multiplies the lower-order 16 bits of src by the lower-order 16 bits of src2, and adds the result to the value in the accumulator (ACC). The addition is performed with the least significant bit of the result of multiplication corresponding to bit 16 of ACC. The result of addition is stored in ACC. The lower-order 16 bits of src and the lower-order 16 bits of src2 are treated as signed integers.



#### **Flag Change**

• This instruction does not affect the states of flags.

#### **Instruction Format**

	Operand			Code Size
Syntax	src	src2	Adest	(Byte)
MACLO src, src2, Adest	Rs	Rs2	A0, A1	3

#### **Description Example**

MACLO R1, R2, A1



# MAX

#### Syntax

MAX src, dest

### Operation

```
if ( src > dest )
  dest = src;
```

### Function

• This instruction compares src and dest as signed values and places whichever is greater in dest.

## Flag Change

• This instruction does not affect the states of flags.

#### **Instruction Format**

	Processing	Operand		Code Size
Syntax	Size	src	dest	(Byte)
MAX src, dest	L	#SIMM:8	Rd	4
	L	#SIMM:16	Rd	5
	L	#SIMM:24	Rd	6
	L	#IMM:32	Rd	7
	L	Rs	Rd	3
	L	[Rs].memex	Rd	3 (memex == UB) 4 (memex != UB)
	L	dsp:8[Rs].memex <sup>*</sup>	Rd	4 (memex == UB) 5 (memex != UB)
	L	dsp:16[Rs].memex <sup>*</sup>	Rd	5 (memex == UB) 6 (memex != UB)

Note: \* For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 262140 (65535 × 4) when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

## **Description Example**

MAX	#10, R2
MAX	R1, R2
MAX	[R1], R2
MAX	3[R1].B, R2

MAX

Arithmetic/logic instruction Instruction Code Page: 250



# MIN

#### Selecting the lowest value MINimum value select

Arithmetic/logic instruction

MIN

Page: 252

Instruction Code

#### **Syntax**

MIN src, dest

#### Operation

```
if ( src < dest )
  dest = src;</pre>
```

#### Function

• This instruction compares src and dest as signed values and places whichever is smaller in dest.

### **Flag Change**

• This instruction does not affect the states of flags.


#### **Instruction Format**

	Processing	Operand		Code Size
Syntax	Size	src	dest	(Byte)
MIN src, dest	L	#SIMM:8	Rd	4
	L	#SIMM:16	Rd	5
	L	#SIMM:24	Rd	6
	L	#IMM:32	Rd	7
	L	Rs	Rd	3
	L	[Rs].memex	Rd	3 (memex == UB) 4 (memex != UB)
	L	dsp:8[Rs].memex <sup>*</sup>	Rd	4 (memex == UB) 5 (memex != UB)
	L	dsp:16[Rs].memex*	Rd	5 (memex == UB) 6 (memex != UB)

Note: \* For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 262140 (65535 × 4) when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

#### **Description Example**

MIN	#10, R2
MIN	R1, R2
MIN	[R1], R2
MIN	3[R1].B, R2





# MOV

#### Transferring data MOVe

#### Section 3 Instruction Descriptions

Data transfer instruction Instruction Code Page: 253

MOV

#### Syntax

MOV.size src, dest

#### Operation

dest = src;

#### Function

• This instruction transfers src to dest as listed in the following table.

src	dest	Function			
Immediate value	Register	Transfers the immediate value to the register. When the immediate value is specified in less than 32 bits, it is transferred to the register after being zero-extended if specified as #UIMM and sign-extended if specified as #SIMM.			
Immediate value	Memory location	Transfers the immediate value to the memory location in the specified size. When the immediate value is specified with a width in bits smaller than the specified size, it is transferred to the memory location after being zero-extended if specified as #UIMM and sign-extended if specified as #SIMM.			
Register	Register	Transfers the data in the source register (src) to the destination register (dest). When the size specifier is .B, the data is transferred to the register (dest) after the byte of data in the LSB of the register (src) has been sign-extended to form a longword of data. When the size specifier is .W, the data is transferred to the register (dest) after the word of data from the LSB end of the register (src) has bee sign-extended to form a longword of data.			
Register	Memory location	Transfers the data in the register to the memory location. When the size specifier is .B, the byte of data in the LSB of the register is transferred. When the size specifier is .W, the word of data from the LSB end of the register is transferred.			
Memory location	Register	Transfers the data at the memory location to the register. When the size specifier is .B or .W, the data at the memory location are sign-extended to form a longword, which is transferred to the register.			
Memory location	Memory location	Transfers the data with the specified size at the source memory location (src) to the specified size at the destination memory location (dest).			

## Flag Change

• This instruction does not affect the states of flags.

#### **Instruction Format**

	Processing	Processing	C	Dperand	Code Size
Syntax	Size	Size	src	dest	(Byte)
MOV.size src, dest	Store (s	hort format)			
	B/W/L	size	Rs (Rs = R0 to R7)	dsp:5[Rd] <sup>*1</sup> (Rd = R0 to R7)	2
	Load (s	hort format)			
	B/W/L	L	dsp:5[Rs] <sup>*1</sup> (Rs = R0 to R7)	Rd (Rd = R0 to R7)	2
	Set imn	nediate value t	o register (short form	nat)	
	L	L	#UIMM:4	Rd	2



	•	Processing		Operand	_ Code Size
Syntax	Size	Size	SrC	dest	(Byte)
IOV.size src, dest			o memory location	· · ·	-
	В	В	#IMM:8	dsp:5[Rd] <sup>*1</sup> (Rd = R0 to R7)	3
	W/L	size	#UIMM:8	dsp:5[Rd] <sup>*1</sup> (Rd = R0 to R7)	3
	Set imr	mediate value t	-		
	L	L	#UIMM:8 <sup>*2</sup>	Rd	3
	L	L	#SIMM:8 <sup>*2</sup>	Rd	3
	L	L	#SIMM:16	Rd	4
	L	L	#SIMM:24	Rd	5
	L	L	#IMM:32	Rd	6
	Data tra	ansfer betweer	registers (sign ex	tension)	
	B/W	L	Rs	Rd	2
	Data tra	ansfer betweer	registers (no sign	extension)	
	L	L	Rs	Rd	2
	Set imr	mediate value t	o memory location		
	В	В	#IMM:8	[Rd]	3
	В	В	#IMM:8	dsp:8[Rd] <sup>*1</sup>	4
	В	В	#IMM:8	dsp:16[Rd] <sup>*1</sup>	5
	W	W	#SIMM:8	[Rd]	3
	W	W	#SIMM:8	dsp:8[Rd] <sup>*1</sup>	4
	W	W	#SIMM:8	dsp:16[Rd] <sup>*1</sup>	5
	W	W	#IMM:16	[Rd]	4
	W	W	#IMM:16	dsp:8[Rd] <sup>*1</sup>	5
	W	W	#IMM:16	dsp:16[Rd] <sup>*1</sup>	6
	L	L	#SIMM:8	[Rd]	3
	L	L	#SIMM:8	dsp:8[Rd]*1	4
	L	L	#SIMM:8	dsp:16 [Rd] <sup>*1</sup>	5
	L	L	#SIMM:16	[Rd]	4
	L	L	#SIMM:16	dsp:8[Rd] <sup>*1</sup>	5
	L	L	#SIMM:16	dsp:16 [Rd] <sup>*1</sup>	6
	L	L	#SIMM:24	[Rd]	5
	L	L	#SIMM:24	dsp:8[Rd] <sup>*1</sup>	6
	L	L	#SIMM:24	dsp:16 [Rd] <sup>*1</sup>	7
	L	L	#IMM:32	[Rd]	6
	L	L	#IMM:32	dsp:8[Rd] <sup>*1</sup>	7
	L	L	#IMM:32	dsp:16 [Rd]*1	8
	Load				
	B/W/L	L	[Rs]	Rd	2
	B/W/L	L	dsp:8[Rs] <sup>*1</sup>	Rd	3
	B/W/L	L	dsp:16[Rs]*1	Rd	4
	B/W/L	L	[Ri, Rb]	Rd	3
	Store				
	B/W/L	size	Rs	[Rd]	2
	B/W/L	size	Rs	dsp:8[Rd] <sup>*1</sup>	3
	B/W/L	size	Rs	dsp:16[Rd] <sup>*1</sup>	4
		0.20			•



		Processing		Operand		
Syntax		src	dest	(Byte)		
MOV.size src, dest	Data tra	ansfer betweer	memory locations	3		
	B/W/L	size	[Rs]	[Rd]	2	
	B/W/L	size	[Rs]	dsp:8[Rd] <sup>*1</sup>	3	
	B/W/L	size	[Rs]	dsp:16[Rd] <sup>*1</sup>	4	
	B/W/L	size	dsp:8[Rs] <sup>*1</sup>	[Rd]	3	
	B/W/L	size	dsp:8[Rs] <sup>*1</sup>	dsp:8[Rd] <sup>*1</sup>	4	
	B/W/L	size	dsp:8[Rs] <sup>*1</sup>	dsp:16[Rd] <sup>*1</sup>	5	
	B/W/L	size	dsp:16[Rs] <sup>*1</sup>	[Rd]	4	
	B/W/L	size	dsp:16[Rs] <sup>*1</sup>	dsp:8[Rd] <sup>*1</sup>	5	
	B/W/L	size	dsp:16[Rs] <sup>*1</sup>	dsp:16[Rd] <sup>*1</sup>	6	
	Store with post-increment <sup>*3</sup>					
	B/W/L	size	Rs	[Rd+]	3	
	Store w	vith pre-decrem	ient <sup>*3</sup>			
	B/W/L	size	Rs	[–Rd]	3	
	Load w	ith post-increm	ient <sup>*4</sup>			
	B/W/L	L	[Rs+]	Rd	3	
	Load w	ith pre-decrem	ent <sup>*4</sup>			
	B/W/L	L	[–Rs]	Rd	3	

Notes: 1. For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W, or by 4 when the specifier is .L) as the displacement value (dsp:5, dsp:8, dsp:16). With dsp:5, values from 0 to 62 (31 × 2) can be specified when the size specifier is .W, or values from 0 to 124 (31 × 4) when the specifier is .L. With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size specifier is .W, or values from 0 to 131070 (65535 × 2) can be specifier is .W, or values from 0 to 262140 (65535 × 4) when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

- 2. For values from 0 to 127, an instruction code for zero extension is always selected.
- 3. In cases of store with post-increment and store with pre-decrement, if the same register is specified for Rs and Rd, the value before updating the address is transferred as the source.
- 4. In cases of load with post-increment and load with pre-decrement, if the same register is specified for Rs and Rd, the data transferred from the memory location are saved in Rd.

#### **Description Example**

MOV.L	#0, R2
MOV.L	#128:8, R2
MOV.L	#-128:8, R2
MOV.L	R1, R2
MOV.L	#0, [R2]
MOV.W	[R1], R2
MOV.W	R1, [R2]
MOV.W	[R1, R2], R3
MOV.W	R1, [R2, R3]
MOV.W	[R1], [R2]
MOV.B	R1, [R2+]
MOV.B	[R1+], R2
MOV.B	R1, [-R2]
MOV.B	[-R1], R2



#### Section 3 Instruction Descriptions

MOVCO

Instruction Code

Page: 258

Data transfer instruction

## MOVCO

#### Syntax

MOVCO src, dest

#### Operation

```
if (LI == 1) {dest=src;src=0;}
else { src=1; }
LI = 0;
```

#### Function

When the LI flag is 1, data in src (register) is stored in dest (memory) and the LI flag and src are cleared to 0. When the LI flag is 0, data is not stored in src. Instead, 1 is set to src.

Storing with LI flag clear

**MOVe-COnditional** 

The LI flag is in the inside of CPU. The bit can be accessed only by MOVCO, MOVLI, RTE or RTFI instruction. Customer can not access the LI flag directly.

Before executing the MOVCO instruction, execute the MOVLI instruction for the same address.

#### Flag Change

• This instruction does not affect the states of flags.

#### **Instruction Format**

		Processing	Operand		Code Size	
Syntax		Size	src	dest	(Byte)	
MOVCO	src, dest	L	Rs	[Rd]	3	

#### **Description Example**

MOVCO R1, [R2]



# MOVLI

### Syntax

MOVLI src, dest

#### Operation

LI = 1; dest = src;

#### Function

This instruction transfers the longword data in src (memory) to dest (register). This instruction sets the LI flag along with the normal load operation.

The LI flag is cleared when the conditions below are satisfied. When an MOVCO instruction is executed When an RTE or RTFI instruction is executed.

The LI flag is in the inside of CPU. The bit can be accessed only by MOVCO, MOVLI, RTE or RTFI instruction. Customer can not access the LI flag directly.

Loading with LI flag set

**MOVe LInked** 

### Flag Change

• This instruction does not affect the states of flags.

#### **Instruction Format**

	Processi	ng	Operand	Code Size
Syntax	Size	src	dest	(Byte)
MOVLI src, dest	L	[Rs]	Rd	3

#### **Description Example**

MOVLI [R1], R2



Data transfer instruction Instruction Code Page: 258

MOVLI

# MOVU

*Transfer unsigned data* MOVe Unsigned data

Data transfer instruction Instruction Code Page: 259

MOVU

#### Syntax

MOVU.size src, dest

#### Operation

dest = src;

#### Function

• This instruction transfers src to dest as listed in the following table.

src	dest	Function
Register	Register	Transfers the byte or word of data from the LSB in the source register (src) to the destination register (dest), after zero-extension to form a longword data.
Memory location	Register	Transfers the byte or word of data at the memory location to the register, after zero-extension to form a longword data.

### **Flag Change**

• This instruction does not affect the states of flags.

#### **Instruction Format**

	Processing _ Size Size	C	Operand		
Syntax		src	dest	(Byte)	
MOVU.size src, dest	Load (s	short format)			
	B/W	L	dsp:5[Rs] <sup>*1</sup> (Rs = R0 to R7)	Rd (Rd = R0 to R7)	2
	Data tra	ansfer betweer	n registers (zero exte	nsion)	
	B/W	L	Rs	Rd	2
	Load				
	B/W	L	[Rs]	Rd	2
	B/W	L	dsp:8[Rs] <sup>*1</sup>	Rd	3
	B/W	L	dsp:16[Rs] <sup>*1</sup>	Rd	4
	B/W	L	[Ri, Rb]	Rd	3
	Load w	ith post-increm	ient <sup>*2</sup>		
	B/W	L	[Rs+]	Rd	3
	Load w	ith pre-decrem	ent <sup>*2</sup>		
	B/W	L	[–Rs]	Rd	3

Notes: 1. For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W) as the displacement value (dsp:5, dsp:8, dsp:16). With dsp:5, values from 0 to 62 (31 × 2) can be specified when the size specifier is .W. With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size specifier is .W. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size specifier is .W. The value divided by 2 will be stored in the instruction code.

2. In cases of load with post-increment and load with pre-decrement, if the same register is specified for Rs and Rd, the data transferred from the memory location are saved in Rd.

## **Description Example**

MOVU.W 2[R1], R2 MOVU.W R1, R2 MOVU.B [R1+], R2 MOVU.B [-R1], R2



# MSBHI

Multiply-Subtract the higher-order word Multiply-SuBtract HIgh-order word

## MSBHI

DSP instruction Instruction Code Page: 260

#### Syntax


MSBHI src, src2, Adest

#### Operation

signed short tmp1, tmp2; signed 72bit tmp3; tmp1 = (signed short) (src >> 16); tmp2 = (signed short) (src2 >> 16); tmp3 = (signed long) tmp1 \* (signed long) tmp2; Adest = Adest - (tmp3 << 16);</pre>

### Function

• This instruction multiplies the higher-order 16 bits of src by the higher-order 16 bits of src2, and subtracts the result from the value in the accumulator (ACC). The subtraction is performed with the least significant bit of the result of multiplication corresponding to bit 16 of ACC. The result of subtraction is stored in ACC. The higher-order 16 bits of src and the higher-order 16 bits of src2 are treated as signed integers.



## **Flag Change**

• This instruction does not affect the states of flags.

#### **Instruction Format**

		Code Size		
Syntax	src	src2	Adest	(Byte)
MSBHI src, src2, Adest	Rs	Rs2	A0, A1	3

#### **Description Example**

MSBHI R1, R2, A1



**MSBLH** 

Multiply-Subtract the lower-order word Multiply-SuBtract Low-order word and High-order word **MSBLH** 

DSP instruction Instruction Code Page: 260

#### Syntax


MSBLH src, src2, Adest

#### Operation

signed short tmp1, tmp2; signed 72bit tmp3; tmp1 = (signed short) src; tmp2 = (signed short) (src2 >> 16); tmp3 = (signed long) tmp1 \* (signed long) tmp2; Adest = Adest - (tmp3 << 16);</pre>

#### Function

• This instruction multiplies the lower-order 16 bits of src by the higher-order 16 bits of src2, and subtracts the result from the value in the accumulator (ACC). The subtraction is performed with the least significant bit of the result of multiplication corresponding to bit 16 of ACC. The result of subtraction is stored in ACC. The lower-order 16 bits of src and the higher-order 16 bits of src2 are treated as signed integers.



#### **Flag Change**

• This instruction does not affect the states of flags.

#### **Instruction Format**

		Code Size		
Syntax	src	src2	Adest	(Byte)
MSBLH src, src2, Adest	Rs	Rs2	A0, A1	3

#### **Description Example**

MSBLH R1, R2, A1



# **MSBLO**

Multiply-Subtract the lower-order word Multiply-SuBtract LOw-order word

## **MSBLO**

DSP instruction Instruction Code Page: 261

#### Syntax


MSBLO src, src2, Adest

#### Operation

signed short tmp1, tmp2; signed 72bit tmp3; tmp1 = (signed short) src; tmp2 = (signed short) src2; tmp3 = (signed long) tmp1 \* (signed long) tmp2; Adest = Adest - (tmp3 << 16);</pre>

#### Function

• This instruction multiplies the lower-order 16 bits of src by the lower-order 16 bits of src2, and subtracts the result from the value in the accumulator (ACC). The subtraction is performed with the least significant bit of the result of multiplication corresponding to bit 16 of ACC. The result of subtraction is stored in ACC. The lower-order 16 bits of src and the lower-order 16 bits of src2 are treated as signed integers.



## **Flag Change**

• This instruction does not affect the states of flags.

#### **Instruction Format**

		Code Size		
Syntax	src	src2	Adest	(Byte)
MSBLO src, src2, Adest	Rs	Rs2	A0, A1	3

#### **Description Example**

MSBLO R1, R2, A1



# MUL

*Multiplication* MULtiply MUL

Arithmetic/logic instruction Instruction Code Page: 261

## Syntax

(1) MUL	src,	dest	
(2) MUL	src,	src2,	dest

#### Operation

(1)dest	=	src	*	dest;
(2)dest	=	src	*	src2;

#### Function

- (1) This instruction multiplies src and dest and places the result in dest.
  - The calculation is performed in 32 bits and the lower-order 32 bits of the result are placed.
  - The operation result will be the same whether a singed or unsigned multiply is executed.
- (2) This instruction multiplies src and src2 and places the result in dest.
  - The calculation is performed in 32 bits and the lower-order 32 bits of the result are placed.
  - The operation result will be the same whether a singed or unsigned multiply is executed.
- Note: The accumulator (ACC0) is used to perform the function. The value of ACC0 after executing the instruction is undefined.

### Flag Change

• This instruction does not affect the states of flags.

#### **Instruction Format**

		Processing	Operand			Code Size	
Syntax		Size	src	src2	dest	(Byte)	
(1) MUL	src, dest	L	#UIMM:4	-	Rd	2	
		L	#SIMM:8	-	Rd	3	
		L	#SIMM:16	-	Rd	4	
		L	#SIMM:24	-	Rd	5	
		L	#IMM:32	-	Rd	6	
		L	Rs	-	Rd	2	
		L	[Rs].memex	-	Rd	2 (memex == UB) 3 (memex != UB)	
		L	dsp:8[Rs].memex*	-	Rd	3 (memex == UB) 4 (memex != UB)	
		L	dsp:16[Rs].memex*	-	Rd	4 (memex == UB) 5 (memex != UB)	
(2) MUL	src, src2, dest	L	Rs	Rs2	Rd	3	

Note: \* For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 262140 (65535 × 4) when the specifier .L. The value divided by 2 or 4 will be stored in the instruction code.

## **Description Example**

MUL	#10, R2
MUL	R1, R2
MUL	[R1], R2
MUL	4[R1].W, R2
MUL	R1, R2, R3



# MULHI

Multiply the high-order word MULtiply HIgh-order word

DSP instruction Instruction Code Page: 263

#### **Syntax**


MULHI src, src2, Adest

#### Operation

```
signed short tmp1, tmp2;
signed 72bit tmp3;
tmp1 = (signed short) (src >> 16);
tmp2 = (signed short) (src2 >> 16);
tmp3 = (signed long) tmp1 * (signed long) tmp2;
Adest = (tmp3 << 16);</pre>
```

#### Function

• This instruction multiplies the higher-order 16 bits of src by the higher-order 16 bits of src2, and stores the result in the accumulator (ACC). When the result is stored, the least significant bit of the result corresponds to bit 16 of ACC, and the section corresponding to bits 71 to 48 of ACC is sign-extended. Moreover, bits 15 to 0 of ACC are cleared to 0. The higher-order 16 bits of src and the higher-order 16 bits of src2 are treated as signed integers.



#### **Flag Change**

• This instruction does not affect the states of flags.

#### **Instruction Format**

		Code Size		
Syntax	src	src2	Adest	(Byte)
MULHI src, src2, Adest	Rs	Rs2	A0, A1	3

#### **Description Example**

MULHI R1, R2, A1



# MULLH

Multiply the lower-order word and higher-order word Multiply Low-order word and High-order word

## MULLH

DSP instruction Instruction Code Page: 263

#### Syntax


MULLH src, src2, Adest

#### Operation

signed short tmp1, tmp2; signed 72bit tmp3; tmp1 = (signed short) src; tmp2 = (signed short) (src2 >> 16); tmp3 = (signed long) tmp1 \* (signed long) tmp2; Adest = (tmp3 << 16);</pre>

### Function

• This instruction multiplies the lower-order 16 bits of src by the higher-order 16 bits of src2, and stores the result in the accumulator (ACC). When the result is stored, the least significant bit of the result corresponds to bit 16 of ACC, and the section corresponding to bits 71 to 48 of ACC is sign-extended. Moreover, bits 15 to 0 of ACC are cleared to 0. The lower-order 16 bits of src and the higher-order 16 bits of src2 are treated as signed integers.



## Flag Change

• This instruction does not affect the states of flags.

#### **Instruction Format**

		Code Size		
Syntax	src	src2	Adest	(Byte)
MULLH src, src2, Adest	Rs	Rs2	A0, A1	3

#### **Description Example**

MULLH R1, R2, A1



# MULLO

Multiply the low-order word MULtiply LOw-order word

## MULLO

DSP instruction Instruction Code Page: 264

#### Syntax


MULLO src, src2, Adest

#### Operation

```
signed short tmp1, tmp2;
signed 72bit tmp3;
tmp1 = (signed short) src;
tmp2 = (signed short) src2;
tmp3 = (signed long) tmp1 * (signed long) tmp2;
Adest = (tmp3 << 16);</pre>
```

#### Function

• This instruction multiplies the lower-order 16 bits of src by the lower-order 16 bits of src2, and stores the result in the accumulator (ACC). When the result is stored, the least significant bit of the result corresponds to bit 16 of ACC, and the section corresponding to bits 71 to 48 of ACC is sign-extended. Moreover, bits 15 to 0 of ACC are cleared to 0. The lower-order 16 bits of src and the lower-order 16 bits of src2 are treated as signed integers.



## Flag Change

• This instruction does not affect the states of flags.

#### **Instruction Format**

		Code Size		
Syntax	src	src2	Adest	(Byte)
MULLO src, src2, Adest	Rs	Rs2	A0, A1	3

#### **Description Example**

MULLO R1, R2, A1



## **MVFACGU**

Move the guard longword from the accumulator MoVe From ACcumulator GUard longword

## **MVFACGU**

DSP instruction Instruction Code Page: 264

#### Syntax

MVFACGU src, Asrc, dest

#### Operation

signed 72bit tmp; tmp = (signed 72bit) Asrc << src; dest = (signed long) (tmp >> 64);

#### Function

• The MVFACGU instruction is executed according to the following procedures.

#### Processing 1:

The value of the accumulator is shifted to the left by zero to two bits as specified by src.

b71	b64 b6	63 b48 l	b47 b32	b31 b16	b15 b0
		S	Shifted to the left b	by zero to two bits	ļ
b71	b64b6	63 b48 l	b47 b32	b31 b16	b15 b0

Processing 2:

This instruction moves the higher-order 32 bits of the accumulator (ACC) to dest.

b95	b72	2 b71 b64 b63		b32 b31	b0
	_	•	ACC		
		)			
b31	Ļ	b0			
	dest				

#### **Flag Change**

• This instruction does not affect the states of flags.

#### **Instruction Format**

		Code Size		
Syntax	src	Asrc	dest	(Byte)
MVFACGU src, Asrc, dest	#IMM:2 (IMM:2 = 0 to	A0, A1 2)	Rd	3

#### **Description Example**

MVFACGU #1, A1, R1



## MVFACHI

Move the high-order longword from accumulator MoVe From ACcumulator High-order longword

## **MVFACHI**

DSP instruction Instruction Code Page: 265

#### Syntax

MVFACHI src, Asrc, dest

#### Operation

signed 72bit tmp; tmp = (signed 72bit) Asrc << src; dest = (signed long) (tmp >> 32);

#### Function

• The MVFACHI instruction is executed according to the following procedures.


#### Processing 1:

The value of the accumulator is shifted to the left by zero to two bits as specified by src.

b71	b64 b63	b48	b47	b32	b31	b16	b15	b0
		:	Shifteo	to the left l	oy ze	ro to two bits		
b71	b64b63	b48	b47	b32	b31	b16	b15	b0

Processing 2:

This instruction moves the contents of bits 63 to 32 of the accumulator (ACC) to dest.



#### **Flag Change**

• This instruction does not affect the states of flags.

#### **Instruction Format**

		Code Size		
Syntax	src	Asrc	dest	(Byte)
MVFACHI src, Asrc, dest	#IMM:2 (IMM:2 = 0 to 2	A0, A1 )	Rd	3

#### **Description Example**

MVFACHI #1, A1, R1



## **MVFACLO**

Move the lower-order longword from the accumulator MoVe From ACcumulator LOw-order longword

## **MVFACLO**

DSP instruction Instruction Code Page: 265

#### **Syntax**

MVFACLO src, Asrc, dest

#### Operation

signed 72bit tmp; tmp = (signed 72bit) Asrc << src; dest = (signed long) tmp;

#### **Function**

• The MVFACLO instruction is executed according to the following procedures.

#### Processing 1:

The value of the accumulator is shifted to the left by zero to two bits as specified by src.

b71	b64 l	b63	b48	b47	b32	b31	b16	b15	b0
				Shifted to the	left l	by zero to two	b bits		ļ
b71	b641	b63	b48	b47	b32	b31	b16	b15	b0

Processing 2:

This instruction moves the contents of bits 31 to 0 of the accumulator (ACC) to dest.

b71	b64 b63	b32	b31		b0
	1	ACC	1	1	
			$\Box$		
			b31	Ļ	b0
				dest	

## Flag Change

• This instruction does not affect the states of flags.

#### **Instruction Format**

		Code Size		
Syntax	src	Asrc	dest	(Byte)
MVFACLO src, Asrc, dest	#IMM:2 (IMM:2 = 0 to 2	A0, A1 )	Rd	3

#### **Description Example**

MVFACLO #1, A1, R1



# MVFACMI

Move the middle-order longword from the accumulator MoVe From ACcumulator MIddle-order longword

## **MVFACMI**

DSP instruction Instruction Code Page: 266

#### Syntax

MVFACMI src, Asrc, dest

#### Operation

signed 72bit tmp; tmp = (signed 72bit) Asrc << src; dest = (signed long) (Asrc >> 16);

#### **Function**

• The MVFACMI instruction is executed according to the following procedures.


#### Processing 1:

The value of the accumulator is shifted to the left by zero to two bits as specified by src.

b71	b64	b63	b48	b47	b32	b31	b16	b15	b0
				Shifted to the	left l	by zero to two	b bits		ļ
b71	b64	b63	b48	b47	b32	b31	b16	b15	b0

Processing 2:

This instruction moves the contents of bits 47 to 16 of the accumulator (ACC) to dest.



## **Flag Change**

• This instruction does not affect the states of flags.

#### **Instruction Format**

		Code Size		
Syntax	src	Asrc	dest	(Byte)
MVFACMI src, Asrc, dest	#IMM:2 (IMM:2 = 0 to 2)	A0, A1	Rd	3

#### **Description Example**

MVFACMI #1, A1, R1



# **MVFC**

Transfer from a control register MoVe From Control register

System manipulation instruction

## **MVFC**

Instruction Code

Page: 266

**Syntax** 

MVFC src, dest

#### Operation

dest = src;

#### Function

- This instruction transfers src to dest.
- When the PC is specified as src, this instruction transfers its own address to dest.

## Flag Change

• This instruction does not affect the states of flags.

#### **Instruction Format**

	Processir	Processing Op		Code Size
Syntax	Size	src*	dest	(Byte)
MVFC src, dest	L	Rx	Rd	3

Note: \* Selectable src: Registers PC, ISP, USP, INTB, EXTB, PSW, BPC, BPSW, FINTV, and FPSW

#### **Description Example**

MVFC USP, R1



## **MVTACGU**

## Move the guard longword to the accumulator **MVTACG** MoVe To ACcumulator GUard longword

# DSP instruction

Instruction Code Page: 267

#### Syntax


MVTACGU src, Adest

#### Operation

```
Adest = (Adest & 00FFFFFFFFFFFFFF) | ((signed 72bit) src << 64);
```

#### **Function**

This instruction moves the contents of src to the most significant 32 bits (bits 95 to 64) of the accumulator (ACC). ٠



#### Flag Change

This instruction does not affect the states of flags.

#### **Instruction Format**

		Code Size	
Syntax	src	Adest	(Byte)
MVTACGU src, Adest	Rs	A0, A1	3

## **Description Example**

MVTACGU R1, A1



# **MVTACHI**

Move the high-order longword to the accumulator MoVe To ACcumulator HIgh-order longword

## **MVTACHI**

DSP instruction Instruction Code Page: 267

#### Syntax


MVTACHI src, Adest

#### Operation

```
Adest = (Adest & FF00000000FFFFFFFh) | ((signed 72bit) src << 32);
```

#### Function

• This instruction moves the contents of src to the higher-order 32 bits (bits 63 to 32) of the accumulator (ACC).



#### **Flag Change**

• This instruction does not affect the states of flags.

#### **Instruction Format**

		Operand	Code Size
Syntax	src	Adest	(Byte)
MVTACHI src, Adest	Rs	A0, A1	3

## **Description Example**

MVTACHI R1, A1



**MVTACLO** 

DSP instruction

Instruction Code

Page: 268

# **MVTACLO**

Move the low-order longword to the accumulator MoVe To ACcumulator LOw-order longword

#### Syntax


MVTACLO src, Adest

#### Operation

```
Adest = (Adest & FFFFFFFF00000000h) | (unsigned 72bit) src;
```

#### Function

• This instruction moves the contents of src to the lower-order 32 bits (bits 31 to 0) of the accumulator (ACC).



#### **Flag Change**

• This instruction does not affect the states of flags.

#### **Instruction Format**

		Code Size	
Syntax	src	Adest	(Byte)
MVTACLO src, Adest	Rs	A0, A1	3

## **Description Example**

MVTACLO R1, A1



# MVTC

Transfer to a control register MoVe To Control register

System manipulation instruction

## **MVTC**

Instruction Code

Page: 269

#### **Syntax**

MVTC src, dest

#### Operation

dest = src;

#### Function

- This instruction transfers src to dest.
- In user mode, writing to the ISP, INTB, EXTB, BPC, BPSW, and FINTV, and the IPL[3:0], PM, U, and I bits in the PSW is ignored. In supervisor mode, writing to the PM bit in the PSW is ignored.

### Flag Change

Flag	Change	Condition
С	*	
Z	*	
S	*	
0	*	

Note: \* The flag changes only when dest is the PSW.

#### **Instruction Format**

	Processing		Code Size	
Syntax	Size	src	dest <sup>*</sup>	(Byte)
MVTC src, dest	L	#SIMM:8	Rx	4
	L	#SIMM:16	Rx	5
	L	#SIMM:24	Rx	6
	L	#IMM:32	Rx	7
	L	Rs	Rx	3

Note: \* Selectable dest: Registers ISP, USP, INTB, EXTB, PSW, BPC, BPSW, FINTV, and FPSW Note that the PC cannot be specified as dest.

#### **Description Example**

MVTC #0FFFFF000h, INTB MVTC R1, USP



# **MVTIPL**

#### Interrupt priority level setting MoVe To Interrupt Priority Level

System manipulation instruction

**MVTIPL** 

Instruction Code

Page: 270

**Syntax** 

MVTIPL src

#### Operation

IPL = src;

#### Function

- This instruction transfers src to the IPL[3:0] bits in the PSW.
- This instruction is a privileged instruction. Attempting to execute this instruction in user mode generates a privileged instruction exception.
- The value of src is an unsigned integer in the range  $0 \le \text{src} \le 15$ .

### **Flag Change**

• This instruction does not affect the states of flags.

#### **Instruction Format**

	Operand	Code Size (Byte)
Syntax	src	
MVTIPL src	#IMM:4	3

#### **Description Example**

MVTIPL #2



# NEG

Two's complementation NEGate



Arithmetic/logic instruction Instruction Code Page: 271

## Syntax

(1) NEG	dest
(2) NEG	src, dest

### Operation

(1)dest = -dest; (2)dest = -src;

#### Function

- (1) This instruction arithmetically inverts (takes the two's complement of) dest and places the result in dest.
- (2) This instruction arithmetically inverts (takes the two's complement of) src and places the result in dest.

### Flag Change

Flag	Change	Condition
С	$\checkmark$	The flag is set if dest is 0 after the operation; otherwise it is cleared.
Z	$\checkmark$	The flag is set if dest is 0 after the operation; otherwise it is cleared.
S	$\checkmark$	The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared.
0	$\checkmark$	<ul><li>(1) The flag is set if dest before the operation was 80000000h; otherwise it is cleared.</li><li>(2) The flag is set if src before the operation was 80000000h; otherwise it is cleared.</li></ul>

#### **Instruction Format**

		Processing Operand		Code Size	
Syntax		Size	src	dest	(Byte)
(1) NEG	dest	L	-	Rd	2
(2) NEG	src, dest	L	Rs	Rd	3

### **Description Example**

NEG	R1	
NEG	R1,	R2



#### **RX Family**

## NOP

No operation No OPeration

**NOP** Arithmetic/logic instruction Instruction Code Page: 271

#### Syntax

NOP

#### Operation

/\* No operation \*/

#### Function

• This instruction executes no process. The operation will be continued from the next instruction.

### Flag Change

• This instruction does not affect the states of flags.

#### **Instruction Format**

Syntax	Code Size (Byte)
NOP	1

### **Description Example**

NOP



# NOT

Logical complementation NOT

## NOT

Arithmetic/logic instruction Instruction Code Page: 272

### Syntax

(1) NOT	dest
(2) NOT	src, dest

#### Operation

(1)dest	=	~dest;
(2)dest	=	~src;

#### Function

- (1) This instruction logically inverts dest and places the result in dest.
- (2) This instruction logically inverts src and places the result in dest.

### Flag Change

Flag	Change	Condition
С	-	
Z		The flag is set if dest is 0 after the operation; otherwise it is cleared.
S		The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared.
0	-	

#### **Instruction Format**

		Processing		Operand	Code Size
Syntax		Size	src	dest	(Byte)
(1) NOT	dest	L	-	Rd	2
(2) NOT	src, dest	L	Rs	Rd	3

#### **Description Example**

NOT	R1	
NOT	R1,	R2



Arithmetic/logic instruction

# OR

Logical OR OR OR

Page: 273

Instruction Code

Syntax

(1) OR	src,	dest	
(2) OR	src,	src2,	dest

#### Operation

(1)dest = dest | src; (2)dest = src | src2;

#### Function

- (1) This instruction takes the logical OR of dest and src and places the result in dest.
- (2) This instruction takes the logical OR of src and src2 and places the result in dest.

#### Flag Change

Flag	Change	Condition
С	-	
Z	$\checkmark$	The flag is set if dest is 0 after the operation; otherwise it is cleared.
S	$\checkmark$	The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared.
0	-	

#### **Instruction Format**

		Processing	Оре	rand		Code Size (Byte)
Syntax		Size	src	src2	dest	
(1) OR	src, dest	L	#UIMM:4	-	Rd	2
		L	#SIMM:8	-	Rd	3
		L	#SIMM:16	-	Rd	4
		L	#SIMM:24	-	Rd	5
		L	#IMM:32	-	Rd	6
		L	Rs	-	Rd	2
		L	[Rs].memex	-	Rd	2 (memex == UB) 3 (memex != UB)
		L	dsp:8[Rs].memex <sup>*</sup>	-	Rd	3 (memex == UB) 4 (memex != UB)
		L	dsp:16[Rs].memex*	-	Rd	4 (memex == UB) 5 (memex != UB)
(2) OR	src, src2, dest	L	Rs	Rs2	Rd	3

Note: \* For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 262140 (65535 × 4) when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

```
R01US0071EJ0100 Rev.1.00
Nov 12, 2013
```

RENESAS

### **Description Example**

OR	#8, R1
OR	R1, R2
OR	[R1], R2
OR	8[R1].L, R2
OR	R1, R2, R3



## POP

## Restoring data from stack to register POP data from the stack

Section 3 Instruction Descriptions

### POP

Page: 274

Syntax

POP dest

#### Operation

```
tmp = *SP;
SP = SP + 4;
dest = tmp;
```

#### **Function**

- This instruction restores data from the stack and transfers it to dest.
- The stack pointer in use is specified by the U bit in the PSW.

### **Flag Change**


This instruction does not affect the states of flags. ٠

#### **Instruction Format**

	Processing	Operand	Code Size
Syntax	Size	dest	(Byte)
POP dest	L	Rd	2

#### **Description Example**

POP R1





# POPC

#### **Syntax**

POPC dest

#### Operation

```
tmp = *SP;
SP = SP + 4;
dest = tmp;
```

#### Function

- This instruction restores data from the stack and transfers it to the control register specified as dest.
- The stack pointer in use is specified by the U bit in the PSW.
- In user mode, writing to the ISP, INTB, EXTB, BPC, BPSW, and FINTV, and the IPL[3:0], PM, U, and I bits in the PSW is ignored. In supervisor mode, writing to the PM bit in the PSW is ignored.

Restoring a control register POP Control register

### Flag Change

Flag	Change	Condition
С	*	
Z	*	
S	*	
0	*	

Note: \* The flag changes only when dest is the PSW.


#### **Instruction Format**

	Processing	Operand	Code Size
Syntax	Size	dest*	(Byte)
POPC dest	L	Rx	2

Note: \* Selectable dest: Registers ISP, USP, INTB, EXTB, PSW, BPC, BPSW, FINTV, and FPSW Note that the PC cannot be specified as dest

#### **Description Example**

POPC PSW



Data transfer instruction Instruction Code Page: 275

POPC

RENESAS

#### Section 3 Instruction Descriptions

## POPM

Restoring multiple registers from the stack POP Multiple registers

**POPM**Data transfer instruction

Instruction Code

Page: 275

#### **Syntax**

POPM dest-dest2

#### Operation

```
signed char i;
for ( i = register_num(dest); i <= register_num(dest2); i++ ) {
  tmp = *SP;
  SP = SP + 4;
  register(i) = tmp;
}
```

#### Function

- This instruction restores values from the stack to the block of registers in the range specified by dest and dest2.
- The range is specified by first and last register numbers. Note that the condition (first register number < last register number) must be satisfied.
- R0 cannot be specified.
- The stack pointer in use is specified by the U bit in the PSW.
- Registers are restored from the stack in the following order:

R15	R14	R13	R12	•••••	R2	R1
	•					

Restoration is in sequence from R1.

#### Flag Change

• This instruction does not affect the states of flags.

#### **Instruction Format**

	Processing	C	perand	Code Size
Syntax	Size	dest	dest2	(Byte)
POPM dest-dest2	L	Rd (Rd = R1 to R14)	Rd2 (Rd2 = R2 to R15)	2

#### **Description Example**

POPM R1-R3 POPM R4-R8



# PUSH

#### Saving data on the stack PUSH data onto the stack

**PUSH** Data transfer instruction

#### Syntax

PUSH.size src

### Operation

```
tmp = src;
SP = SP - 4 *;
*SP = tmp;
```

Note: \* SP is decremented by 4 even when the size specifier (.size) is .B or .W. The higher-order 24 and 16 bits in the respective cases (.B and .W) are undefined.

#### Function

- This instruction pushes src onto the stack.
- When src is in register and the size specifier for the PUSH instruction is .B or .W, the byte or word of data from the LSB in the register are saved respectively.
- The transfer to the stack is processed in longwords. When the size specifier is .B or .W, the higher-order 24 or 16 bits are undefined respectively.
- The stack pointer in use is specified by the U bit in the PSW.

### Flag Change

• This instruction does not affect the states of flags.

#### **Instruction Format**

		Processing	Operand	Code Size
Syntax	Size	Size	src	(Byte)
PUSH.size src	B/W/L	L	Rs	2
	B/W/L	L	[Rs]	2
	B/W/L	L	dsp:8[Rs] <sup>*</sup>	3
	B/W/L	L	dsp:16[Rs] <sup>*</sup>	4

Note: \* For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size specifier is .W, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size specifier is .W, or values from 0 to 262140 (65535 × 4) when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

### **Description Example**

PUSH.B R1 PUSH.L [R1]



# PUSHC

#### Syntax

PUSHC src

#### Operation

```
tmp = src;
SP = SP - 4;
*SP = tmp;
```

#### Function

- This instruction pushes the control register specified by src onto the stack.
- The stack pointer in use is specified by the U bit in the PSW.
- When the PC is specified as src, this instruction pushes its own address onto the stack.

Saving a control register PUSH Control register

### Flag Change

• This instruction does not affect the states of flags.

#### **Instruction Format**

	Processing	Operand	Code Size
Syntax	Size	src*	(Byte)
PUSHC src	L	Rx	2

Note: \* Selectable src: Registers PC, ISP, USP, INTB, EXTB, PSW, BPC, BPSW, FINTV, and FPSW

### **Description Example**

PUSHC PSW



Data transfer instruction Instruction Code Page: 277

PUSHC

## PUSHM

Saving multiple registers PUSH Multiple registers

Data transfer instruction Instruction Code Page: 277

PUSHM

#### Syntax

PUSHM src-src2

#### Operation

```
signed char i;
for ( i = register_num(src2); i >= register_num(src); i-- ) {
  tmp = register(i);
  SP = SP - 4;
  *SP = tmp;
}
```

#### Function

- This instruction saves values to the stack from the block of registers in the range specified by src and src2.
- The range is specified by first and last register numbers. Note that the condition (first register number < last register number) must be satisfied.
- R0 cannot be specified.
- The stack pointer in use is specified by the U bit in the PSW.
- Registers are saved in the stack in the following order:

|--|

Saving is in sequence from R15.

### Flag Change

• This instruction does not affect the states of flags.

#### **Instruction Format**

	Processing	0	perand	Code Size
Syntax	Size	src	src2	(Byte)
PUSHM src-src2	L	Rs (Rs = R1 to R14)	Rs2 (Rs2 = R2 to R15)	2

### **Description Example**

PUSHM R1-R3 PUSHM R4-R8



## RACL

Round the accumulator longword Round ACcumulator Longword

RACL DSP instruction Instruction Code Page: 278

#### **Syntax**

RACL src, Adest

#### Operation

signed 72bit tmp; signed 73bit tmp73; tmp = (signed 72bit) Adest << src; tmp73 = (signed 73bit) tmp + 000000000000000000; if (tmp73 > (signed 73bit) 0007FFFFFFF0000000000) Adest = 007FFFFFFF00000000; else if (tmp73 < (signed 73bit) 1FF8000000000000000) Adest = FF80000000000000; else Adest = tmp & FFFFFFFFF00000000;

#### Function


• This instruction rounds the value of the accumulator into a longword and stores the result in the accumulator.

b71	b64	b63	b48	b47	b32	b31	b16	6 b15	b0
		1		ŀ	ACC	1		1	
			RACL	instruction					
b71	b64	b63			b32	b31			b0
S	Sign		Da	ata				0	

• The RACL instruction is executed according to the following procedures.

Processing 1:


The value of the accumulator is shifted to the left by one or two bits as specified by src.





#### Processing 2:

The value of the accumulator changes according to the value of 64 bits after the contents have been shifted to the left by one or two bits.



#### **Flag Change**

• This instruction does not affect the states of flags.

#### **Instruction Format**

	Оре	rand	Code Size	
Syntax	src	Adest	(Byte)	
RACL src, Adest	#IMM:1 (IMM:1 = 1, 2)	A0, A1	3	

#### **Description Example**

RACL #1, A1 RACL #2, A0



# RACW

Round the accumulator word Round ACcumulator Word RACW

DSP instruction Instruction Code Page: 278

#### **Syntax**

RACW src, Adest

#### Operation

#### Function


• This instruction rounds the value of the accumulator into a word and stores the result in the accumulator.

b71	b64 b63	b48 b47	b32 b31	b16 b15	b0
			ACC	I	
		RACW inst	ruction		
b71	b64 b63		↓ I		b0
	Sign	D	ata	0	

• The RACW instruction is executed according to the following procedures.

Processing 1:


The value of the accumulator is shifted to the left by one or two bits as specified by src.





#### Processing 2:

The value of the accumulator changes according to the value of 64 bits after the contents have been shifted to the left by one or two bits.



#### **Flag Change**

• This instruction does not affect the states of flags.

#### **Instruction Format**

	Оре	erand	Code Size		
Syntax	src	Adest	(Byte)		
RACW src, Adest	#IMM:1 (IMM:1 = 1, 2)	A0, A1	3		

#### **Description Example**

RACW	#1,	A1
RACW	#2,	A0



# RDACL

Round the accumulator longword Round Down ACcumulator Longword RDACL DSP instruction Instruction Code Page: 279

#### Syntax

RDACL src, Adest

#### Operation

signed 72bit tmp; tmp = (signed 72bit) Adest << src; if (tmp > (signed 72bit) 007FFFFFFF00000000h) Adest = 007FFFFFFF00000000h; else if (tmp < (signed 72bit) FF80000000000000) Adest = FF80000000000000h; else Adest = tmp & FFFFFFFFF00000000h;

#### Function

• This instruction rounds the value of the accumulator into a longword and stores the result in the accumulator.

b71 b64	b63	b48 b47	b32 b31	b16 b15	b0
		I	ACC	I	
		RDACL instruc	tion		
b71 b64,	b63		↓ ↓		b0
Sign		Data		0	

• The RDACL instruction is executed according to the following procedures.

#### Processing 1:


The value of the accumulator is shifted to the left by one or two bits as specified by src.

b71	b64	b63	b48	b47	b32	b31	b16	b15	b0
			Shi	fted to	the left by o	one	or two bits		
Ĭ									
b71	b64	b63	b48	b47	b32	b31	b16	b15	b0



#### Processing 2:

The value of the accumulator changes according to the value of 64 bits after the contents have been shifted to the left by one or two bits.



#### **Flag Change**

• This instruction does not affect the states of flags.

#### **Instruction Format**

	Оре	erand	Code Size	
Syntax	src	Adest	(Byte)	
RDACL src, Adest	#IMM:1 (IMM:1 = 1, 2)	A0, A1	3	

#### **Description Example**

RDACL	#1,	A1
RDACL	#2,	A0



# RDACW

Round the accumulator word Round Down ACcumulator Word

## RDACW

DSP instruction Instruction Code Page: 279

#### Syntax

RDACW src, Adest

#### Operation

signed 72bit tmp; tmp = (signed 72bit) Adest << src; if (tmp > (signed 72bit) 0000007FFF0000000h) Adest = 0000007FFF0000000h; else if (tmp < (signed 72bit) FFFFFF80000000000h) Adest = FFFFFF8000000000h; else Adest = tmp & FFFFFFFFF00000000h;

#### Function

• This instruction rounds the value of the accumulator into a word and stores the result in the accumulator.

b71	b64 b63	b48 b47	b32 b31	b16 l	b15 b0
	1	1	ACC	i	
		RDACW inst	ruction		
b71	b64b63		Ļ		b0
	Sign	D	ata	0	

• The RDACW instruction is executed according to the following procedures.

#### Processing 1:


The value of the accumulator is shifted to the left by one or two bits as specified by src.

b71	b64	b63	b48	b47	b32	b31	b16	b15	b0
			Shi	fted to the le	ft by (	one or two bit	S		]
									Ť
b71	b64	b63	b48	b47	b32	b31	b16	b15	b0



#### Processing 2:

The value of the accumulator changes according to the value of 64 bits after the contents have been shifted to the left by one or two bits.



#### **Flag Change**

• This instruction does not affect the states of flags.

#### **Instruction Format**

	C	Code Size	
Syntax	src	Adest	(Byte)
RDACW src, Adest	#IMM:1 (IMM:1 = 1, 2	A0, A1 2)	3

#### **Description Example**

RDACW	#1,	A1
RDACW	#2,	A1



## REVL

#### Syntax

REVL src, dest

#### Operation

 $Rd = \{ Rs[7:0], Rs[15:8], Rs[23:16], Rs[31:24] \}$ 

#### Function

• This instruction converts the endian byte order within a 32-bit datum, which is specified by src, and saves the result in dest.

#### Flag Change

• This instruction does not affect the states of flags.

#### **Instruction Format**

		Operand	Code Size	
Syntax	src	dest	(Byte)	
REVL src, dest	Rs	Rd	3	

#### **Description Example**

REVL R1, R2

Endian conversion REVerse Longword data Section 3 Instruction Descriptions

Data transfer instruction Instruction Code Page: 280

**REVL** 



## REVW

*Endian conversion* REVerse Word data

Data transfer instruction

REVW

Instruction Code

Page: 280

#### Syntax

REVW src, dest

#### Operation

Rd = { Rs[23:16], Rs[31:24], Rs[7:0], Rs[15:8] }

#### Function

• This instruction converts the endian byte order within the higher- and lower-order 16-bit data, which are specified by src, and saves the result in dest.

#### Flag Change

• This instruction does not affect the states of flags.

#### **Instruction Format**

	Operand		Operand	Code Size	
Syntax		src	dest	(Byte)	
REVW	src, dest	Rs	Rd	3	

#### **Description Example**

REVW R1, R2



### **RMPA**

**RMPA** 

#### *Multiply-and-accumulate operation* Repeated MultiPly and Accumulate

Arithmetic/logic instruction Instruction Code Page: 281

#### Syntax

RMPA.size

#### Operation

```
while ( R3 != 0 ) {
  R6:R5:R4 = R6:R5:R4 + *R1 * *R2;
  R1 = R1 + n;
  R2 = R2 + n;
  R3 = R3 - 1;
}
```

Notes: 1. If this instruction is executed with R3 set to 0, it is ignored and has no effect on registers and flags.

2. When the size specifier (.size) is .B, .W, or .L, n is 1, 2, or 4, respectively.

### Function

- This instruction performs a multiply-and-accumulate operation with the multiplicand addresses specified by R1, the multiplier addresses specified by R2, and the number of multiply-and-accumulate operations specified by R3. The operands and result are handled as signed values, and the result is placed in R6:R5:R4 as an 80-bit datum. Note that the higher-order 16 bits of R6 are set to the value obtained by sign-extending the lower-order 16 bits of R6.
- The greatest value that is specifiable in R3 is 00010000h.



- The data in R1 and R2 are undefined when instruction execution is completed.
- Specify the initial value in R6:R5:R4 before executing the instruction. Furthermore, be sure to set R6 to FFFFFFFh when R5:R4 is negative or to 00000000h if R5:R4 is positive.
- An interrupt request during execution of this instruction will be accepted, so processing of the instruction will be suspended. That is, execution of the instruction will continue on return from the interrupt processing routine. However, be sure to save the contents of the R1, R2, R3, R4, R5, R6, and PSW when an interrupt is generated and restore them when execution is returned from the interrupt routine.
- In execution of the instruction, the data may be prefetched from the multiplicand addresses specified by R1 and the multiplier addresses specified by R2, with R3 as the upper limit. For details of the data size to be prefetched, refer to the hardware manual of each product.

Note: The accumulator (ACC0) is used to perform the function. The value of ACC0 after executing the instruction is undefined.



### Flag Change

Flag	Change	Condition
С	-	
Z	-	
S		The flag is set if the MSB of R6 is 1; otherwise it is cleared.
0	$\checkmark$	The flag is set if the R6:R5:R4 data is greater than $2^{63}$ –1 or smaller than – $2^{63}$ ; otherwise it is cleared.

#### **Instruction Format**

		Processing	Code Size
Syntax	Size	Size	(Byte)
RMPA.size	B/W/L	size	2

#### **Description Example**

RMPA.W



#### Section 3 Instruction Descriptions

## ROLC

Rotation with carry to left ROtate Left with Carry

Arithmetic/logic instruction Instruction Code Page: 281

ROLC

#### Syntax

ROLC dest

#### Operation

```
dest <<= 1;
if ( C == 0 ) { dest &= FFFFFFFh; }
else { dest |= 00000001h; }
```

#### Function

• This instruction treats dest and the C flag as a unit, rotating the whole one bit to the left.

MSB	dest	LSB ┥ 🗕	- C

#### **Flag Change**

Flag	Change	Condition
С	$\checkmark$	The flag is set if the shifted-out bit is 1; otherwise it is cleared.
Z	$\checkmark$	The flag is set if dest is 0 after the operation; otherwise it is cleared.
S	$\checkmark$	The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared.
0	-	

#### **Instruction Format**

	Processing	Operand	Code Size	
Syntax	Size	dest	(Byte)	
ROLC dest	L	Rd	2	

#### **Description Example**

ROLC R1



# RORC

Rotation with carry to right ROtate Right with Carry Section 3 Instruction Descriptions

RORC Arithmetic/logic instruction Instruction Code Page: 282

#### Syntax

RORC dest

### Operation

```
dest >>= 1;
if ( C == 0 ) { dest &= 7FFFFFFF; }
else { dest |= 80000000h; }
```

#### Function

• This instruction treats dest and the C flag as a unit, rotating the whole one bit to the right.

L→ MSB	dest	LSB	→ C

#### **Flag Change**

Flag	Change	Condition
С		The flag is set if the shifted-out bit is 1; otherwise it is cleared.
Z		The flag is set if dest is 0 after the operation; otherwise it is cleared.
S	$\checkmark$	The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared.
0	-	

#### **Instruction Format**

	Processing	Operand	Code Size	
Syntax	Size	dest	(Byte)	
RORC dest	L	Rd	2	

#### **Description Example**

RORC R1



# ROTL

Rotation to left ROTate Left

Arithmetic/logic instruction Instruction Code Page: 282

ROTL

#### Syntax

ROTL src, dest

#### Operation

```
unsigned long tmp0, tmp1;
tmp0 = src & 31;
tmp1 = dest << tmp0;
dest = (( unsigned long ) dest >> ( 32 - tmp0 )) | tmp1;
```

#### Function

- This instruction rotates dest leftward by the number of bit positions specified by src and saves the value in dest. Bits overflowing from the MSB are transferred to the LSB and to the C flag.
- src is an unsigned integer in the range of  $0 \le \operatorname{src} \le 31$ .
- When src is in register, only five bits in the LSB are valid.

C ┥	— MSB	dest	LSB 🗲

#### **Flag Change**

Г

Flag	Change	Condition
С	$\checkmark$	After the operation, this flag will have the same LSB value as dest. In addition, when src is 0, this flag will have the same LSB value as dest.
Z	$\checkmark$	The flag is set if dest is 0 after the operation; otherwise it is cleared.
S	$\checkmark$	The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared.
0	-	

#### **Instruction Format**

Processin		Operand		Code Size
Syntax	Size	src	dest	(Byte)
ROTL src, dest	L	#IMM:5	Rd	3
	L	Rs	Rd	3

#### **Description Example**

ROTL #1, R1 ROTL R1, R2



# ROTR

Rotation to right ROTate Right ROTR Arithmetic/logic instruction Instruction Code

Page: 283

#### Syntax

ROTR src, dest

#### Operation

unsigned long tmp0, tmp1; tmp0 = src & 31; tmp1 = ( unsigned long ) dest >> tmp0; dest = ( dest << ( 32 - tmp0 )) | tmp1;</pre>

#### Function

- This instruction rotates dest rightward by the number of bit positions specified by src and saves the value in dest. Bits overflowing from the LSB are transferred to the MSB and to the C flag.
- src is an unsigned integer in the range of  $0 \le \operatorname{src} \le 31$ .
- When src is in register, only five bits in the LSB are valid.

MSB	dest	LSB-	→ C

#### **Flag Change**

Flag	Change	Condition
С	$\checkmark$	After the operation, this flag will have the same MSB value as dest. In addition, when src is 0, this flag will have the same MSB value as dest.
Z	$\checkmark$	The flag is set if dest is 0 after the operation; otherwise it is cleared.
S	$\checkmark$	The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared.
0	-	

#### **Instruction Format**

Processing		Operand		Code Size
Syntax	Size	src	dest	(Byte)
ROTR src, dest	L	#IMM:5	Rd	3
	L	Rs	Rd	3

#### **Description Example**

ROTR #1, R1 ROTR R1, R2



#### Section 3 Instruction Descriptions

## ROUND

Conversion from floating-point to integer ROUND floating-point to integer Floating-point operation instruction

## ROUND

Instruction Code

Page: 284

Syntax

ROUND src, dest

#### Operation

dest = ( signed long ) src;

#### **Function**

This instruction converts the single-precision floating-point number stored in src into a signed longword (32-bit) integer and places the result in dest. The result is rounded according to the setting of the RM[1:0] bits in the FPSW.

Bits RM[1:0]	Rounding Mode
00b	Round to the nearest value
01b	Round towards 0
10b	Round towards + $\infty$
11b	Round towards $-\infty$

#### **Flag Change**

Flag	Change	Condition
С	-	
Z		The flag is set if the result of the operation is 0; otherwise it is cleared.
S		The flag is set if the sign bit (bit 31) of the result of the operation is 1; otherwise it is cleared.
0	-	
CV		The flag is set if an invalid operation exception is generated; otherwise it is cleared.
CO		The value of the flag is 0.
CZ		The value of the flag is 0.
CU		The value of the flag is 0.
CX		The flag is set if an inexact exception is generated; otherwise it is cleared.
CE		The flag is set if an unimplemented processing exception is generated; otherwise it is cleared.
FV		The flag is set if an invalid operation exception is generated; otherwise it does not change.
FO	-	
FZ	-	
FU	-	
FX		The flag is set if an inexact exception is generated; otherwise it does not change.

Note: The FX and FV flags do not change if any of the exception enable bits EX and EV is 1. The S and Z flags do not change when an exception is generated.



#### **Instruction Format**

	Processing		Operand	Code Size
Syntax	Size	src	dest	(Byte)
ROUND src, dest	L	Rs	Rd	3
	L	[Rs].L	Rd	3
	L	dsp:8[Rs].L <sup>*</sup>	Rd	4
	L	dsp:16[Rs].L <sup>*</sup>	Rd	5

Note: \* For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 4) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 1020 (255 × 4) can be specified; with dsp:16, values from 0 to 262140 (65535 × 4) can be specified. The value divided by 4 will be stored in the instruction code.

#### **Possible Exceptions**

Unimplemented processing Invalid operation Inexact

#### **Description Example**

ROUND R1, R2 ROUND [R1], R2

#### **Supplementary Description**

• The following tables show the correspondences between src and dest values and the results of operations when DN = 0 and DN = 1.

#### When DN = 0

src Value (exponent is shown without bias)		dest	Exception	
src ≥ 0	+∞	When an invalid operation exception is generated with the EV bit = 1: No change	Invalid operation exception	
	127 ≥ Exponent ≥ 31	Other cases: 7FFFFFFh		
	30 ≥ Exponent ≥ –126	00000000h to 7FFFF80h	None <sup>*1</sup>	
	+Denormalized number	No change	Unimplemented processing exception	
	+0	0000000h	None	
src < 0	-0	_		
	-Denormalized number	No change	Unimplemented processing exception	
	30 ≥ Exponent ≥ –126	00000000h to 80000080h	None <sup>*1</sup>	
	127 ≥ Exponent ≥ 31	When an invalid operation exception is generated with the EV bit = 1: No change	Invalid operation exception*2	
		Other cases: 80000000h		
NaN	QNaN	When an invalid operation exception is generated with the EV bit = 1: No change	Invalid operation exception	
		Other cases:		
	SNaN			
		Sign bit = 1: 80000000h		

Notes: 1. An inexact exception occurs when the result is rounded.

2. No invalid operation exception occurs when src = CF000000h.

#### When DN = 1

src Value (exponent is shown without bias)		dest	Exception
src ≥ 0	+∞	When an invalid operation exception is generated with the EV bit = 1: No change	Invalid operation exception
	127 ≥ Exponent ≥ 31	Other cases: 7FFFFFFh	
	$30 \ge Exponent \ge -126$	00000000h to 7FFFF80h	None <sup>*1</sup>
	+0, +Denormalized number	0000000h	None
src < 0	-0, -Denormalized number	_	
	30 ≥ Exponent ≥ –126	00000000h to 80000080h	None <sup>*1</sup>
	127 ≥ Exponent ≥ 31	When an invalid operation exception is generated with the EV bit = 1: No change	Invalid operation exception <sup>*2</sup>
	<u>~~</u>	Other cases: 80000000h	
NaN	QNaN	When an invalid operation exception is generated with the EV bit = 1: No change	Invalid operation exception
		Other cases:	
	SNaN	Sign bit = 0: 7FFFFFFh	
		Sign bit = 1: 80000000h	

Notes: 1. An inexact exception occurs when the result is rounded.

2. No invalid operation exception occurs when src = CF000000h.



#### Section 3 Instruction Descriptions

System manipulation instruction

## RTE

Return from the exception ReTurn from Exception

## RTE

Page: 284

Instruction Code

Syntax

RTE

#### Operation

```
PC = *SP;
SP = SP + 4;
tmp = *SP;
SP = SP + 4;
PSW = tmp;
LI = 0:
```

#### Function

- This instruction returns execution from the exception handling routine by restoring the PC and PSW contents that were preserved when the exception was accepted.
- This instruction is a privileged instruction. Attempting to execute this instruction in user mode generates a privileged instruction exception.
- If returning is accompanied by a transition to user mode, the U bit in the PSW becomes 1.

#### Flag Change

Flag	Change	Condition
С	*	
Z	*	
S	*	
0	*	

Note: \* The flags become the corresponding values on the stack.

#### **Instruction Format**

Syntax	Code Size (Byte)
RTE	2

#### **Description Example**

RTE



# RTFI

Return from the fast interrupt ReTurn from Fast Interrupt

System manipulation instruction

## RTFI

Page: 285

Instruction Code

Syntax

RTFI

#### Operation

PSW = BPSW; PC = BPC; LI = 0:

#### Function

- This instruction returns execution from the fast-interrupt handler by restoring the PC and PSW contents that were saved in the BPC and BPSW when the fast interrupt request was accepted.
- This instruction is a privileged instruction. Attempting to execute this instruction in user mode generates a privileged instruction exception.
- If returning is accompanied by a transition to user mode, the U bit in the PSW becomes 1.
- The data in the BPC and BPSW are undefined when instruction execution is completed.

#### Flag Change

C         *           Z         *           S         *           O         *	Flag	Change	Condition
<u>Z</u> · · · · · · · · · · · · · · · · · · ·	С	*	
5	Z	*	
0 *	S	*	
<u> </u>	0	*	

Note: \* The flags become the corresponding values from the BPSW.

#### **Instruction Format**

Syntax	Code Size (Byte)
RTFI	2

#### **Description Example**

RTFI



# RTS

Returning from a subroutine ReTurn from Subroutine

## RTS

Branch instruction Instruction Code Page: 285

#### **Syntax**

RTS

#### Operation

PC = \*SP; SP = SP + 4;

#### Function

• This instruction returns the flow of execution from a subroutine.

### Flag Change

• This instruction does not affect the states of flags.

#### **Instruction Format**

Syntax	Code Size (Byte)
RTS	1

### **Description Example**

RTS



# RTSD

Releasing stack frame and returning from subroutine ReTurn from Subroutine and Deallocate stack frame RTSD Branch instruction

Instruction Code

Page: 285

#### Syntax


```
(1) RTSD src
(2) RTSD src, dest-dest2
```

### Operation

```
(1) SP = SP + src;
    PC = *SP;
    SP = SP + 4;
(2) signed char i;
    SP = SP + ( src - ( register_num(dest2) - register_num(dest) +1 ) * 4 );
    for ( i = register_num(dest); i <= register_num(dest2); i++ ) {
        tmp = *SP;
        SP = SP + 4;
        register(i) = tmp;
    }
    PC = *SP;
    SP = SP + 4;
```


#### Function

- (1) This instruction returns the flow of execution from a subroutine after deallocating the stack frame for the subroutine.
  - Specify src to be the size of the stack frame (auto conversion area).






- (2) This instruction returns the flow of execution from a subroutine after deallocating the stack frame for the subroutine and also restoring register values from the stack area.
  - Specify src to be the total size of the stack frame (auto conversion area and register restore area).



- This instruction restores values for the block of registers in the range specified by dest and dest2 from the stack.
- The range is specified by first and last register numbers. Note that the condition (first register number ≤ last register number) must be satisfied.
- R0 cannot be specified.
- The stack pointer in use is specified by the U bit in the PSW.
- Registers are restored from the stack in the following order:



Restoration is in sequence from R1.

#### Flag Change

• This instruction does not affect the states of flags.

#### **Instruction Format**

		Operand			
Syntax	src	dest	dest2	(Byte)	
(1) RTSD src	#UIMM:8 <sup>*</sup>	-	-	2	
(2) RTSD src,	dest-dest2 #UIMM:8*	Rd (Rd=R1 to R15)	Rd2 (Rd2=R1 to R15)	3	

Note: \* For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 4) as the immediate value. With UIMM:8, values from 0 to 1020 (255 × 4) can be specified. The value divided by 4 will be stored in the instruction code.

#### **Description Example**

RTSD #4 RTSD #16, R5-R7



## SAT

#### Syntax

SAT dest

#### Operation

```
if ( O == 1 && S == 1 )
    dest = 7FFFFFFh;
else if ( O == 1 && S == 0 )
    dest = 80000000h;
```

#### Function

- This instruction performs a 32-bit signed saturation operation.
- When the O flag is 1 and the S flag is 1, the result of the operation is 7FFFFFFh and it is placed in dest. When the O flag is 1 and the S flag is 0, the result of the operation is 80000000h and it is placed in dest. In other cases, the dest value does not change.

### **Flag Change**

• This instruction does not affect the states of flags.

#### **Instruction Format**

	Processing	Operand	Code Size
Syntax	Size	dest	(Byte)
SAT dest	L	Rd	2

#### **Description Example**

SAT R1

Saturation of signed 32-bit data SATurate signed 32-bit data



Arithmetic/logic instruction Instruction Code Page: 286



Arithmetic/logic instruction

SATR

Saturation of signed 64-bit data for RMPA SATuRate signed 64-bit data for RMPA



Instruction Code

Page: 286

**Syntax** 

SATR

#### Operation

#### Function

- This instruction performs a 64-bit signed saturation operation.
- When the O flag is 1 and the S flag is 0, the result of the operation is 00000007FFFFFFFFFFFFFFFFFF and it is placed in R6:R5:R4. When the O flag is 1 and the S flag is 1, the result of the operation is FFFFFFFF8000000000000000 and it is place in R6:R5:R4. In other cases, the R6:R5:R4 value does not change.

#### **Flag Change**

• This instruction does not affect the states of flags.

#### **Instruction Format**

Syntax	Code Size (Byte)
SATR	2

#### **Description Example**

SATR



## SBB

#### Subtraction with borrow SuBtract with Borrow

Arithmetic/logic instruction

## SBB

Page: 287

Instruction Code

Syntax

SBB src, dest

### Operation

dest = dest - src - !C;

### Function

• This instruction subtracts src and the inverse of the C flag (borrow) from dest and places the result in dest.

### **Flag Change**

Flag	Change	Condition
С	$\checkmark$	The flag is set if an unsigned operation produces no overflow; otherwise it is cleared.
Z	$\checkmark$	The flag is set if dest is 0 after the operation; otherwise it is cleared.
S	$\checkmark$	The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared.
0	$\checkmark$	The flag is set if a signed operation produces an overflow; otherwise it is cleared.

#### **Instruction Format**

	Processing	Operand		Code Size	
Syntax	Size	src	dest	(Byte)	
SBB src, dest	L	Rs	Rd	3	
	L	[Rs].L	Rd	4	
	L	dsp:8[Rs].L*	Rd	5	
	L	dsp:16[Rs].L <sup>*</sup>	Rd	6	

Note: \* For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 4) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 1020 (255 × 4) can be specified; with dsp:16, values from 0 to 262140 (65535 × 4) can be specified. The value divided by 4 will be stored in the instruction code.

SBB	R1, R2	2
SBB	[R1],	R2



Data transfer instruction

**SCCnd** 

Instruction Code

Page: 288

## SCCnd

#### Syntax

SCCnd.size dest

### Operation

```
if ( Cnd )
    dest = 1;
else
    dest = 0;
```

#### Function

• This instruction moves the truth-value of the condition specified by *Cnd* to dest; that is, 1 or 0 is stored to dest if the condition is true or false, respectively.

Condition setting Store Condition Conditionally

• The following table lists the types of SCCnd.

SCCnd		Condition	Expression	SCCnd		Condition	Expression
SCGEU, SCC	C == 1	Equal to or greater than/ C flag is 1	≤	SCLTU SCNC	C == 0	Less than/ C flag is 0	>
SCEQ, SCZ	Z == 1	Equal to/ Z flag is 1	=	SCNE, SCNZ	Z == 0	Not equal to/ Z flag is 0	¥
SCGTU	(C & ~Z) == 1	Greater than	<	SCLEU	(C & ~Z) == 0	Equal to or less than	≥
SCPZ	S == 0	Positive or zero	0 ≤	SCN	S == 1	Negative	0 >
SCGE	(S ^ O) == 0	Equal to or greater than as signed integer	5	SCLE	((S ^ O)   Z) == 1	Equal to or less than as signed integer	2
SCGT	((S ^ O)   Z) == 0	Greater than as signed integer	<	SCLT	(S ^ O) == 1	Less than as signed integer	>
SCO	O == 1	O flag is 1		SCNO	O == 0	O flag is 0	

### **Flag Change**

• This instruction does not affect the states of flags.

#### **Instruction Format**

	Processing Size Size	Processing	Operand	Code Size
Syntax		dest	(Byte)	
SCCnd.size dest	L	L	Rd	3
	B/W/L	size	[Rd]	3
	B/W/L	size	dsp:8[Rd] <sup>*</sup>	4
	B/W/L	size	dsp:16[Rd] <sup>*</sup>	5

Note: \* For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size specifier is .W, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size specifier is .W, or values from 0 to 262140 (65535 × 4) when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.



## **Description Example**

SCC.L R2 SCNE.W [R2]



String manipulation instruction

## SCMPU

String comparison String CoMPare Until not equal

## SCMPU

Instruction Code

Page: 288

Syntax

SCMPU

## Operation

```
unsigned char *R2, *R1, tmp0, tmp1;
unsigned long R3;
while ( R3 != 0 ) {
   tmp0 = *R1++;
   tmp1 = *R2++;
   R3--;
   if ( tmp0 != tmp1 || tmp0 == '\0' ) {
      break;
   }
}
```

Note: If this instruction is executed with R3 set to 0, it is ignored and has no effect on registers and flags.

## Function

- This instruction compares strings in successively higher addresses specified by R1, which indicates the source address for comparison, and R2, which indicates the destination address for comparison, until the values do not match or the null character "\0" (= 00h) is detected, with the number of bytes specified by R3 as the upper limit.
- In execution of the instruction, the data may be prefetched from the source address for comparison specified by R1 and the destination address for comparison specified by R2, with R3 as the upper limit. For details of the data size to be prefetched, refer to the hardware manual of each product.
- The contents of R1 and R2 are undefined upon completion of the instruction.
- An interrupt request during execution of this instruction will be accepted, so processing of the instruction will be suspended. That is, execution of the instruction will continue on return from the interrupt processing routine. However, be sure to save the contents of the R1, R2, R3, and PSW when an interrupt is generated and restore them when execution is returned from the interrupt routine.

## Flag Change

Flag	Change	Condition
С	$\checkmark$	This flag is set if the operation of $(*R1 - *R2)$ as unsigned integers produces a value greater than or equal to 0; otherwise it is cleared.
Z	$\checkmark$	This flag is set if the two strings have matched; otherwise it is cleared.
S	-	
0	-	

#### **Instruction Format**

Syntax	Processing Size	Code Size (Byte)
SCMPU	В	2

### **Description Example**

SCMPU



#### Section 3 Instruction Descriptions

## SETPSW

Setting a flag or bit in the PSW SET flag of PSW



System manipulation instruction Instruction Code Page: 289

## Syntax

SETPSW dest

### Operation

dest = 1;

### Function

- This instruction clears the O, S, Z, or C flag, which is specified by dest, or the U or I bit.
- In user mode, writing to the U or I bit in the PSW will be ignored. In supervisor mode, all flags and bits can be written to.

## Flag Change

Flag	Change	Condition
С	*	
Z	*	
S	*	
0	*	

Note: \* The specified flag is set to 1.

### **Instruction Format**

	Operand	Code Size
Syntax	dest	(Byte)
SETPSW dest	flag	2

#### **Description Example**

SETPSW C SETPSW Z



## SHAR

Arithmetic shift to the right SHift Arithmetic Right Section 3 Instruction Descriptions

Arithmetic/logic instruction Instruction Code Page: 290

SHAR

## Syntax

```
(1) SHAR src, dest(2) SHAR src, src2, dest
```

#### Operation

```
(1)dest = ( signed long ) dest >> ( src & 31 );
(2)dest = ( signed long ) src2 >> ( src & 31 );
```

#### Function

- (1) This instruction arithmetically shifts dest to the right by the number of bit positions specified by src and saves the value in dest.
  - Bits overflowing from the LSB are transferred to the C flag.
  - src is an unsigned in the range of  $0 \le \operatorname{src} \le 31$ .
  - When src is in register, only five bits in the LSB are valid.
- (2) After this instruction transfers src2 to dest, it arithmetically shifts dest to the right by the number of bit positions specified by src and saves the value in dest.
  - Bits overflowing from the LSB are transferred to the C flag.
  - src is an unsigned integer in the range of  $0 \le \operatorname{src} \le 31$ .

→ MSB	dest	LSB → C

### **Flag Change**

Flag	Change	Condition
С	$\checkmark$	The flag is set if the shifted-out bit is 1; otherwise it is cleared. However, when src is 0, this flag is also cleared.
Z	$\checkmark$	The flag is set if dest is 0 after the operation; otherwise it is cleared.
S	$\checkmark$	The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared.
0	$\checkmark$	The flag is cleared to 0.

#### **Instruction Format**

		Processing	Operand			Code Size
Syntax		Size	src	src2	dest	(Byte)
(1) SHAR	src, dest	L	#IMM:5	_	Rd	2
		L	Rs	_	Rd	3
(2) SHAR	src, src2, dest	L	#IMM:5	Rs	Rd	3

SHAR	#3,	R2	
SHAR	R1,	R2	
SHAR	#3,	R1,	R2



# SHLL

Logical and arithmetic shift to the left SHift Logical and arithmetic Left

t SHLL Arithmetic/logic instruction

Instruction Code

Page: 291

Syntax

(1) SHLL	src,	dest	
(2) SHLL	src,	src2,	dest

### Operation

(1)dest = dest << ( src & 31 ); (2)dest = src2 << ( src & 31 );</pre>

#### **Function**

- (1) This instruction arithmetically shifts dest to the left by the number of bit positions specified by src and saves the value in dest.
  - Bits overflowing from the MSB are transferred to the C flag.
  - When src is in register, only five bits in the LSB are valid.
  - src is an unsigned integer in the range of  $0 \le \operatorname{src} \le 31$ .
- (2) After this instruction transfers src2 to dest, it arithmetically shifts dest to the left by the number of bit positions specified by src and saves the value in dest.
  - Bits overflowing from the MSB are transferred to the C flag.
  - src is an unsigned integer in the range of  $0 \le \operatorname{src} \le 31$ .

C - MSB dest LS	B ← 0
-----------------	-------

#### **Flag Change**

Flag	Change	Condition
С	$\checkmark$	The flag is set if the shifted-out bit is 1; otherwise it is cleared. However, when src is 0, this flag is also cleared.
Z	$\checkmark$	The flag is set if dest is 0 after the operation; otherwise it is cleared.
S		The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared.
0	$\checkmark$	This bit is cleared to 0 when the MSB of the result of the operation is equal to all bit values that have been shifted out (i.e. the shift operation has not changed the sign); otherwise it is set to 1. However, when scr is 0, this flag is also cleared.

#### **Instruction Format**

	Processing		Operand		Code Size
Syntax	Size	src	src2	dest	(Byte)
(1) SHLL src, dest	L	#IMM:5	_	Rd	2
	L	Rs	_	Rd	3
(2) SHLL src, src2, dest	L	#IMM:5	Rs	Rd	3

SHLL	#3,	R2	
SHLL	R1,	R2	
SHLL	#3,	R1,	R2



## SHLR

Logical shift to the right SHift Logical Right SHLR Arithmetic/logic instruction

Instruction Code Page: 292

## Syntax

```
(1) SHLR src, dest(2) SHLR src, src2, dest
```

#### Operation

(1)dest = ( unsigned long ) dest >> ( src & 31 ); (2)dest = ( unsigned long ) src2 >> ( src & 31 );

### Function

- (1) This instruction logically shifts dest to the right by the number of bit positions specified by src and saves the value in dest.
  - Bits overflowing from the LSB are transferred to the C flag.
  - src is an unsigned integer in the range of  $0 \le \operatorname{src} \le 31$ .
  - When src is in register, only five bits in the LSB are valid.
- (2) After this instruction transfers src2 to dest, it logically shifts dest to the right by the number of bit positions specified by src and saves the value in dest.
  - Bits overflowing from the LSB are transferred to the C flag.
  - src is an unsigned integer in the range of  $0 \le \text{src} \le 31$ .

0 ->MSB dest LSB-	≯	С	1
-------------------	---	---	---

#### **Flag Change**

Flag	Change	Condition
С	$\checkmark$	The flag is set if the shifted-out bit is 1; otherwise it is cleared. However, when src is 0, this flag is also cleared.
Z	$\checkmark$	The flag is set if dest is 0 after the operation; otherwise it is cleared.
S	$\checkmark$	The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared.
0	-	

#### **Instruction Format**

		Processing		Operand		Code Size
Syntax		Size	src	src2	dest	(Byte)
(1) SHLR	src, dest	L	#IMM:5	-	Rd	2
		L	Rs	-	Rd	3
(2) SHLR	src, src2, dest	L	#IMM:5	Rs	Rd	3

SHLR	#3,	R2	
SHLR	R1,	R2	
SHLR	#3,	R1,	R2



String manipulation instruction

## SMOVB

Transferring a string backward Strings MOVe Backward

## SMOVB

Instruction Code

Page: 293

SMOVB

Syntax

## Operation

```
unsigned char *R1, *R2;
unsigned long R3;
while ( R3 != 0 ) {
  *R1-- = *R2--;
  R3 = R3 - 1;
}
```

Note: If this instruction is executed with R3 set to 0, it is ignored and has no effect on registers and flags.

## Function

- This instruction transfers a string consisting of the number of bytes specified by R3 from the source address specified by R2 to the destination address specified by R1, with transfer proceeding in the direction of decreasing addresses.
- In execution of the instruction, data may be prefetched from the source address specified by R2, with R3 as the upper limit. For details of the data size to be prefetched, refer to the hardware manual of each product.
- The destination address specified by R1 should not be included in the range of data to be prefetched, which starts from the source address specified by R2.
- On completion of instruction execution, R1 and R2 indicate the next addresses in sequence from those for the last transfer.
- An interrupt request during execution of this instruction will be accepted, so processing of the instruction will be suspended. That is, execution of the instruction will continue on return from the interrupt processing routine. However, be sure to save the contents of the R1, R2, R3, and PSW when an interrupt is generated and restore them when execution is returned from the interrupt routine.

## Flag Change

• This instruction does not affect the states of flags.

#### **Instruction Format**

Syntax	Processing Size	Code Size (Byte)
SMOVB	В	2

### **Description Example**

SMOVB



## SMOVF

Transferring a string forward Strings MOVe Forward

## SMOVF

String manipulation instruction Instruction Code Page: 293

### Syntax

SMOVF

## Operation

```
unsigned char *R1, *R2;
unsigned long R3;
while ( R3 != 0 ) {
  *R1++ = *R2++;
  R3 = R3 - 1;
}
```

Note: If this instruction is executed with R3 set to 0, it is ignored and has no effect on registers and flags.

## Function

- This instruction transfers a string consisting of the number of bytes specified by R3 from the source address specified by R2 to the destination address specified by R1, with transfer proceeding in the direction of increasing addresses.
- In execution of the instruction, data may be prefetched from the source address specified by R2, with R3 as the upper limit. For details of the data size to be prefetched, refer to the hardware manual of each product.
- The destination address specified by R1 should not be included in the range of data to be prefetched, which starts from the source address specified by R2.
- On completion of instruction execution, R1 and R2 indicate the next addresses in sequence from those for the last transfer.
- An interrupt request during execution of this instruction will be accepted, so processing of the instruction will be suspended. That is, execution of the instruction will continue on return from the interrupt processing routine. However, be sure to save the contents of the R1, R2, R3, and PSW when an interrupt is generated and restore them when execution is returned from the interrupt routine.

## Flag Change

• This instruction does not affect the states of flags.

#### **Instruction Format**

Syntax	Processing Size	Code Size (Byte)
SMOVF	В	2

### **Description Example**

SMOVF



String manipulation instruction

## SMOVU

*Transferring a string* Strings MOVe while Unequal to zero

## SMOVU

Instruction Code

Page: 293

**Syntax** 

SMOVU

## Operation

```
unsigned char *R1, *R2, tmp;
unsigned long R3;
while ( R3 != 0 ) {
  tmp = *R2++;
  *R1++ = tmp;
  R3--;
  if ( tmp == '\0' ) {
    break;
  }
}
```

Note: If this instruction is executed with R3 set to 0, it is ignored and has no effect on registers and flags.

## Function

- This instruction transfers strings successively from the source address specified by R2 to the higher destination addresses specified by R1 until the null character "\0" (= 00h) is detected, with the number of bytes specified by R3 as the upper limit. String transfer is completed after the null character has been transferred.
- In execution of the instruction, data may be prefetched from the source address specified by R2, with R3 as the upper limit. For details of the data size to be prefetched, refer to the hardware manual of each product.
- The destination address specified by R1 should not be included in the range of data to be prefetched, which starts from the source address specified by R2.
- The contents of R1 and R2 are undefined upon completion of the instruction.
- An interrupt request during execution of this instruction will be accepted, so processing of the instruction will be suspended. That is, execution of the instruction will continue on return from the interrupt processing routine. However, be sure to save the contents of the R1, R2, R3, and PSW when an interrupt is generated and restore them when execution is returned from the interrupt routine.

## Flag Change

• This instruction does not affect the states of flags.

#### Instruction Format

Syntax	Processing Size	Code Size (Byte)
SMOVU	В	2

### **Description Example**

SMOVU



#### Section 3 Instruction Descriptions

## SSTR

Storing a string String SToRe

## SSTR

String manipulation instruction Instruction Code Page: 294

### Syntax

SSTR.size

### Operation

```
unsigned { char | short | long } *R1, R2;
unsigned long R3;
while ( R3 != 0 ) {
 *R1++ = R2;
 R3 = R3 - 1;
}
```

- Notes: 1. If this instruction is executed with R3 set to 0, it is ignored and has no effect on registers and flags.
  - 2. R1++: Incrementation is by the value corresponding to the size specifier (.size), i.e. by 1 for .B, 2 for .W, and 4 for .L.
  - 3. R2: How much of the value in R2 is stored depends on the size specifier (.size): the byte from the LSB end of R2 is stored for .B, the word from the LSB end of R2 is stored for .W, and the longword in R2 is stored for .L.

## Function

- This instruction stores the contents of R2 successively proceeding in the direction of increasing addresses specified by R1 up to the number specified by R3.
- On completion of instruction execution, R1 indicates the next address in sequence from that for the last transfer.
- An interrupt request during execution of this instruction will be accepted, so processing of the instruction will be suspended. That is, execution of the instruction will continue on return from the interrupt processing routine. However, be sure to save the contents of the R1, R2, R3, and PSW when an interrupt is generated and restore them when execution is returned from the interrupt routine.

### **Flag Change**

• This instruction does not affect the states of flags.

#### **Instruction Format**

Syntax	Size	Processing Size	Code Size (Byte)
SSTR.size	B/W/L	size	2

#### **Description Example**

SSTR.W



# STNZ

## Syntax

STNZ src, dest

## Operation

```
if ( Z == 0 )
dest = src;
```

### Function

• This instruction moves src to dest when the Z flag is 0. dest does not change when the Z flag is 1.

## Flag Change

• This instruction does not affect the states of flags.

### **Instruction Format**

	Processing	Operand		Code Size
Syntax	Size	src	dest	(Byte)
STNZ src, dest	L	#SIMM:8	Rd	4
	L	#SIMM:16	Rd	5
	L	#SIMM:24	Rd	6
	L	#IMM:32	Rd	7
	L	Rs	Rd	3

### **Description Example**

STNZ #1, R2 STNZ R1, R2 Transfer with condition

STore on Not Zero

Data transfer instruction Instruction Code Page: 294

**STNZ** 



## STZ

#### *Transfer with condition* STore on Zero

## STZ

Data transfer instruction Instruction Code Page: 295

## Syntax

STZ src, dest

## Operation

```
if ( Z == 1 )
dest = src;
```

### Function

• This instruction moves src to dest when the Z flag is 1. dest does not change when the Z flag is 0.

## Flag Change

• This instruction does not affect the states of flags.

### **Instruction Format**

	Processing	Operand		Code Size
Syntax	Size	src	dest	(Byte)
STZ src, dest	L	#SIMM:8	Rd	4
	L	#SIMM:16	Rd	5
	L	#SIMM:24	Rd	6
	L	#IMM:32	Rd	7
	L	Rs	Rd	3

### **Description Example**

STZ #1, R2
STZ R1, R2



## SUB

## Subtraction without borrow SUBtract

## SUB

Arithmetic/logic instruction Instruction Code Page: 296

## Syntax

(1) SUB	src,	dest	
(2) SUB	src,	src2,	dest

## Operation

(1)dest	=	dest	-	src;
(2)dest	=	src2	-	src;

### Function

- (1) This instruction subtracts src from dest and places the result in dest.
- (2) This instruction subtracts src from src2 and places the result in dest.

## Flag Change

Flag	Change	Condition
С		The flag is set if an unsigned operation produces no overflow; otherwise it is cleared.
Z	$\checkmark$	The flag is set if dest is 0 after the operation; otherwise it is cleared.
S		The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared.
0		The flag is set if a signed operation produces an overflow; otherwise it is cleared.

### **Instruction Format**

		Processing	Ope	Code Size		
Syntax		Size	src	src2	dest	(Byte)
(1) SUB	src, dest	L	#UIMM:4	-	Rd	2
		L	Rs	-	Rd	2
		L	[Rs].memex	-	Rd	2 (memex == UB) 3 (memex != UB)
		L	dsp:8[Rs].memex*	-	Rd	3 (memex == UB) 4 (memex != UB)
		L	dsp:16[Rs].memex <sup>*</sup>	-	Rd	4 (memex == UB) 5 (memex != UB)
(2) SUB	src, src2, dest	L	Rs	Rs2	Rd	3

Note: \* For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 262140 (65535 × 4) when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

SUB	#15, R2
SUB	R1, R2
SUB	[R1], R2
SUB	1[R1].B, R2
SUB	R1, R2, R3



String manipulation instruction

## SUNTIL

Searching for a string Search UNTIL equal string

## SUNTIL

Instruction Code

Page: 297

Syntax

SUNTIL.size

## Operation

```
unsigned { char | short | long } *R1;
unsigned long R2, R3, tmp;
while ( R3 != 0 ) {
  tmp = ( unsigned long ) *R1++;
  R3--;
  if ( tmp == R2 ) {
     break;
  }
}
```

Notes: 1. If this instruction is executed with R3 set to 0, it is ignored and has no effect on registers and flags.

R1++: Incrementation is by the value corresponding to the size specifier (.size), i.e. by 1 for .B, 2 for .W, and 4 for .L.

### Function

- This instruction searches a string for comparison from the first address specified by R1 for a match with the value specified in R2, with the search proceeding in the direction of increasing addresses and the number specified by R3 as the upper limit on the number of comparisons. When the size specifier (.size) is .B or .W, the byte or word data on the memory is compared with the value in R2 after being zero-extended to form a longword of data.
- In execution of the instruction, data may be prefetched from the destination address for comparison specified by R1, with R3 as the upper limit. For details of the data size to be prefetched, refer to the hardware manual of each product.
- Flags change according to the results of the operation "\*R1 R2".
- The value in R1 upon completion of instruction execution indicates the next address where the data matched. Unless there was a match within the limit, the value in R1 is the next address in sequence from that for the last comparison.
- The value in R3 on completion of instruction execution is the initial value minus the number of comparisons.
- An interrupt request during execution of this instruction will be accepted, so processing of the instruction will be suspended. That is, execution of the instruction will continue on return from the interrupt processing routine. However, be sure to save the contents of the R1, R2, R3, and PSW when an interrupt is generated and restore them when execution is returned from the interrupt routine.

### **Flag Change**

Flag	Change	Condition
С		The flag is set if a comparison operation as unsigned integers results in any value equal to or greater than 0; otherwise it is cleared.
Z		The flag is set if matched data is found; otherwise it is cleared.
S	-	
0	-	



#### **Instruction Format**

Syntax	Size	Processing Size	Code Size (Byte)
SUNTIL.size	B/W/L	L	2

## **Description Example**

SUNTIL.W



String manipulation instruction

## SWHILE

Searching for a string Search WHILE unequal string

## SWHILE

Instruction Code

Page: 297

**Syntax** 

SWHILE.size

### Operation

```
unsigned { char | short | long } *R1;
unsigned long R2, R3, tmp;
while ( R3 != 0 ) {
   tmp = ( unsigned long ) *R1++;
   R3--;
   if ( tmp != R2 ) {
      break;
   }
}
```

Notes: 1. If this instruction is executed with R3 set to 0, it is ignored and has no effect on registers and flags.

2. R1++: Incrementation is by the value corresponding to the size specifier (.size), i.e. by 1 for .B, 2 for .W, and 4 for .L.

### Function

- This instruction searches a string for comparison from the first address specified by R1 for an unmatch with the value specified in R2, with the search proceeding in the direction of increasing addresses and the number specified by R3 as the upper limit on the number of comparisons. When the size specifier (.size) is. B or .W, the byte or word data on the memory is compared with the value in R2 after being zero-extended to form a longword of data.
- In execution of the instruction, data may be prefetched from the destination address for comparison specified by R1, with R3 as the upper limit. For details of the data size to be prefetched, refer to the hardware manual of each product.
- Flags change according to the results of the operation "\*R1 R2".
- The value in R1 upon completion of instruction execution indicates the next addresses where the data did not match. If all the data contents match, the value in R1 is the next address in sequence from that for the last comparison.
- The value in R3 on completion of instruction execution is the initial value minus the number of comparisons.
- An interrupt request during execution of this instruction will be accepted, so processing of the instruction will be suspended. That is, execution of the instruction will continue on return from the interrupt processing routine. However, be sure to save the contents of the R1, R2, R3, and PSW when an interrupt is generated and restore them when execution is returned from the interrupt routine.

### **Flag Change**

Flag	Change	Condition
С	$\checkmark$	The flag is set if a comparison operation as unsigned integers results in any value equal to or greater than 0; otherwise it is cleared.
Z	$\checkmark$	The flag is set if all the data contents match; otherwise it is cleared.
S	-	
0	-	



## **Instruction Format**

Syntax	Size	Processing Size	Code Size (Byte)
SWHILE.size	B/W/L	L	2

## **Description Example**

SWHILE.W



## TST

#### Logical test TeST logical

Arithmetic/logic instruction

TST

Page: 298

Instruction Code

### Syntax

TST src, src2

### Operation

src2 & src;

#### Function

• This instruction changes the flag states in the PSW according to the result of logical AND of src2 and src.

### **Flag Change**

Flag	Change	Condition
С	-	
Z		The flag is set if the result of the operation is 0; otherwise it is cleared.
S		The flag is set if the MSB of the result of the operation is 1; otherwise it is cleared.
0	-	

### **Instruction Format**

	Processing	Operand		Code Size
Syntax	Size	src	src2	(Byte)
TST src, src2	L	#SIMM:8	Rs	4
	L	#SIMM:16	Rs	5
	L	#SIMM:24	Rs	6
	L	#IMM:32	Rs	7
	L	Rs	Rs2	3
	L	[Rs].memex	Rs2	3 (memex == UB) 4 (memex != UB)
	L	dsp:8[Rs].memex*	Rs2	4 (memex == UB) 5 (memex != UB)
	L	dsp:16[Rs].memex*	Rs2	5 (memex == UB) 6 (memex != UB)

Note: \* For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 262140 (65535 × 4) when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

TST	#7, R2	
TST	R1, R2	
TST	[R1], R2	
TST	1[R1].UB,	R2



## UTOF

#### Integer to floating-point conversion Integer TO Floating-point



**Syntax** 

Floating-point operation instruction Instruction Code Page: 299

UTOF src, dest

### Operation

dest = ( float ) (unsigned long ) src;

### Function

• This instruction converts the signed longword (32-bit) integer stored in src into a single-precision floating-point number and places the result in dest. Rounding of the result is in accord with the setting of the RM[1:0] bits in the FPSW. 00000000h is handled as +0 regardless of the rounding mode.

## Flag Change

Flag	Change	Condition
С	-	
Z	$\checkmark$	The flag is set if the result of the operation is 0; otherwise it is cleared.
S	$\checkmark$	The value of the flag is 0.
0	-	
CV	$\checkmark$	The value of the flag is 0.
CO	$\checkmark$	The value of the flag is 0.
CZ	$\checkmark$	The value of the flag is 0.
CU	$\checkmark$	The value of the flag is 0.
СХ	$\checkmark$	The flag is set if an inexact exception is generated; otherwise it is cleared.
CE	$\checkmark$	The value of the flag is 0.
FV	-	
FO	-	
FZ	-	
FU	-	
FX		The flag is set if an inexact exception is generated, and otherwise left unchanged.

Note: The FX flag does not change if the exception enable bit EX is 1. The S and Z flags do not change when an exception is generated.



### **Instruction Format**

	Processing	Operand		Code Size
Syntax	Size	src	dest	(Byte)
UTOF src, dest	L	Rs	Rd	3
	L	[Rs].memex	Rd	3 (memex == UB) 4 (memex != UB)
	L	dsp:8[Rs].memex*	Rd	4 (memex == UB) 5 (memex != UB)
	L	dsp:16[Rs].memex*	Rd	5 (memex == UB) 6 (memex != UB)

Note: \* For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 262140 (65535 × 4) when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

#### **Possible Exceptions**

Inexact

UTOF	R1, R2
UTOF	[R1], R2
UTOF	16[R1].L, R2



WAIT

Section 3 Instruction Descriptions

System manipulation instruction

*Waiting* WAIT



Instruction Code

Page: 300

**Syntax** 

WAIT

## Operation

### Function

- This instruction stops program execution. Program execution is then restarted by acceptance of a non-maskable interrupt, interrupt, or generation of a reset.
- This instruction is a privileged instruction. Attempting to execute this instruction in user mode generates a privileged instruction exception.
- The I bit in the PSW becomes 1.
- The address of the PC saved at the generation of an interrupt is the one next to the WAIT instruction.
- Note: For the power-down state when the execution of the program is stopped, refer to the hardware manual of each product.

## **Flag Change**

• This instruction does not affect the states of flags.

#### **Instruction Format**

Syntax	Code Size (Byte)
WAIT	2

#### **Description Example**

WAIT



## XCHG

### Syntax

XCHG src, dest

### Operation

tmp = src; src = dest; dest = tmp;

### Function

• This instruction exchanges the contents of src and dest as listed in the following table.

src	dest	Function
Register	Register	Exchanges the data in the source register (src) and the destination register (dest).
Memory location	Register	Exchanges the data at the memory location and the register. When the size extension specifier (.size) is .B or .UB, the byte of data in the LSB of the register is exchanged with the data at the memory location. When the size extension specifier (.size) is .W or .UW, the word of data in the LSB of the register is exchanged with the data at the memory location. When the size extension specifier is other than .L, the data at the memory location is transferred to the register after being extended with the specified type of extension to form a longword of data.

Exchanging values eXCHanGe

• This instruction may be used for the exclusive control. For details, refer to the hardware manual of each product.

## Flag Change

• This instruction does not affect the states of flags.

#### **Instruction Format**

	Processing	Operand		Code Size
Syntax	Size	src	dest	(Byte)
XCHG src, dest	L	Rs	Rd	3
	L	[Rs].memex	Rd	3 (memex == UB) 4 (memex != UB)
	L	dsp:8[Rs].memex*	Rd	4 (memex == UB) 5 (memex != UB)
	L	dsp:16[Rs].memex*	Rd	5 (memex == UB) 6 (memex != UB)

Note: \* For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 262140 (65535 × 4) when the specifier .L. The value divided by 2 or 4 will be stored in the instruction code.

**XCHG** Data transfer instruction Instruction Code Page: 300

## **Description Example**

XCHG R1, R2 XCHG [R1].W, R2



## XOR

Logical exclusive or eXclusive OR logical

Arithmetic/logic instruction Instruction Code Page: 301

XOR

### Syntax

XOR src, dest

#### Operation

dest = dest ^ src;

#### Function

• This instruction exclusive-ORs dest and src and places the result in dest.

#### **Flag Change**

Flag	Change	Condition
С	-	
Z	$\checkmark$	The flag is set if dest is 0 after the operation; otherwise it is cleared.
S	$\checkmark$	The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared.
0	-	

#### **Instruction Format**

	Processing	Operand		Code Size
Syntax	Size	src	dest	(Byte)
XOR src, dest	L	#SIMM:8	Rd	4
	L	#SIMM:16	Rd	5
	L	#SIMM:24	Rd	6
	L	#IMM:32	Rd	7
	L	Rs	Rd	3
	L	[Rs].memex	Rd	3 (memex == UB) 4 (memex != UB)
	L	dsp:8[Rs].memex*	Rd	4 (memex == UB) 5 (memex != UB)
	L	dsp:16[Rs].memex*	Rd	5 (memex == UB) 6 (memex != UB)

Note: \* For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 262140 (65535 × 4) when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

XOR	#8, R1
XOR	R1, R2
XOR	[R1], R2
XOR	16[R1].L, R2




## Section 4 Instruction Code

#### 4.1 Guide to This Section

This section describes instruction codes by showing the respective opcodes.

The following shows how to read this section by using an actual page as an example.





#### (1) Mnemonic

Indicates the mnemonic name of the instruction explained on the given page.

#### (2) List of Code Size


Indicates the number of bytes the instruction requires. An individual RXv2 CPU instruction takes up from one to eight bytes.

#### (3) Syntax

Indicates the syntax of the instruction using symbols.

#### (4) Instruction Code

Indicates the instruction code. The code in parentheses may be selected or omitted depending on src/dest to be selected.





The contents of the operand, that is the byte at (address of the instruction +2) or (following address of the instruction +3) in the previous page, are arranged as shown in figure 4.1.




Figure 4.1 Immediate (IMM) and Displacement (dsp) Values

The abbreviations such as for rs, rd, ld, and mi represent the following.

- rs: Source register
- rs2: Second source register
- rd: Destination register
- rd2: Second destination register
- ri: Index register
- rb: Base register
- li: Length of immediate
- ld: Length of displacement
- lds: Length of source displacement
- ldd: Length of destination displacement
- mi: Memory extension size infix
- imm: Immediate
- dsp: Displacement
- cd: Condition code
- cr: Control register
- cb: Control bit
- sz: Size specifier
- ad: Addressing



### 4.2 Instruction Code Described in Detail

The following pages give details of the instruction codes for the RXv2 CPU.



## ABS

Syntax		src	dest	Code Size (Byte)
(1) ABS	dest	-	Rd	2
(2) ABS	src, dest	Rs	Rd	3

#### (1) ABS dest

b7							b0	b7				b0
0	1	1	1	1	1	1	0	0	0	1	0	rd[3:0]

rd[3:0]		dest						
0000b to 1111b	Rd	R0 (SP) to R15						

#### (2) ABS src, dest

b7		b0 b7									b0	b0					
1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	rs[3:0]	rd[3:0]

rs[3:0]/rd[3:0]		src/dest				
0000b to 1111b	Rs/Rd	R0 (SP) to R15				

## ABS




## **ADC**

## **Code Size**

src	dest	Code Size (Byte)
#SIMM:8	Rd	4
#SIMM:16	Rd	5
#SIMM:24	Rd	6
#IMM:32	Rd	7
Rs	Rd	3
[Rs].L	Rd	4
dsp:8[Rs].L	Rd	5
dsp:16[Rs].L	Rd	6
	#SIMM:8 #SIMM:16 #SIMM:24 #IMM:32 Rs [Rs].L dsp:8[Rs].L	#SIMM:8         Rd           #SIMM:16         Rd           #SIMM:24         Rd           #IMM:32         Rd           Rs         Rd           [Rs].L         Rd           dsp:8[Rs].L         Rd

#### (1) ADC src, dest


b7							b0	b7						b0	b7				b0
1	1	1	1	1	1	0	1	0	1	1	1	li[1:0]	0	0	0	0	1	0	rd[3:0]



li[1:0]	src
01b	#SIMM:8
10b	#SIMM:16
11b	#SIMM:24
00b	#IMM:32


dest						
Rd R0 (SP) to R15						

#### (2) ADC src, dest



ld[1:0]	src	rs[3:0]/rd[3:0]	src/dest				
11b	Rs	0000b to 1111b	Rs/Rd	R0 (SP) to R15			

ADC src, dest (3)



mi[1:0]	memex	ld[1:0]	src	rs[3:0]/rd[3:0]		src/dest
10b	L	00b	[Rs]	0000b to 1111b	Rs/Rd	R0 (SP) to R15
<b>.</b>		01b	dsp:8[Rs]	<u>-</u>		
		10b	dsp:16[Rs]			

**ADC** 




## ADD

### Code Size

Syntax	src	src2	dest	Code Size (Byte)
(1) ADD src, dest	#UIMM:4	-	Rd	2
(Instruction code for three operands)	#SIMM:8	-	Rd	3
	#SIMM:16	-	Rd	4
	#SIMM:24	-	Rd	5
	#IMM:32	_	Rd	6
(2) ADD src, dest	Rs	_	Rd	2
	[Rs].memex	-	Rd	2 (memex == UB) 3 (memex != UB)
	dsp:8[Rs].memex	-	Rd	3 (memex == UB) 4 (memex != UB)
	dsp:16[Rs].memex	-	Rd	4 (memex == UB) 5 (memex != UB)
(3) ADD src, src2, dest	#SIMM:8	Rs	Rd	3
	#SIMM:16	Rs	Rd	4
	#SIMM:24	Rs	Rd	5
	#IMM:32	Rs	Rd	6
(4) ADD src, src2, dest	Rs	Rs2	Rd	3

#### (1) ADD src, dest



imm[3:0]	S	rc	rd[3:0]	dest	
0000b to 1111b	#UIMM:4	0 to 15	0000b to 1111b	Rd	R0 (SP) to R15

#### (2) ADD src, dest

When memex == UB or src == Rs ld[1:0] src b7 b0 b7 b0 0 1 0 0 1 0 Id[1:0] None rs[3:0] rd[3:0] 11b 00b None 01b dsp:8 10b dsp:16 When memex != UB b7 b0 b7 b0 b7 ld[1:0] src memex b0 0 0 0 0 0 1 1 0 mi[1:0] 0 0 1 0 Id[1:0] rs[3:0] rd[3:0] None 11b 00b None 01b dsp:8 10b dsp:16


mi[1:0]	memex	]	ld[1:0]	src
00b	В		11b	Rs
01b	W		00b	[Rs]
10b	L		01b	dsp:8[Rs]
11b	UW		10b	dsp:16[Rs]

rs[3:0]/rd[3:0]		src/dest				
0000b to 1111b	Rs/Rd	R0 (SP) to R15				

## ADD



#### (3) ADD src, src2, dest




rs[3:0]/rs2[3:0]/rd[3:0]	src/src2/dest				
0000b to 1111b	Rs/Rs2/Rd	R0 (SP) to R15			



## AND


Syntax		src	src2	dest	Code Size (Byte)
(1) AND	src, dest	#UIMM:4	_	Rd	2
(2) AND	src, dest	#SIMM:8	-	Rd	3
		#SIMM:16	-	Rd	4
		#SIMM:24	-	Rd	5
		#IMM:32	-	Rd	6
(3) AND	src, dest	Rs	-	Rd	2
		[Rs].memex	-	Rd	2 (memex == UB) 3 (memex != UB)
		dsp:8[Rs].memex	-	Rd	3 (memex == UB) 4 (memex != UB)
		dsp:16[Rs].memex	-	Rd	4 (memex == UB) 5 (memex != UB)
(4) AND	src, src2, dest	Rs	Rs2	Rd	3

#### (1) AND src, dest



imm[3:0]	src			rd[3:0]	dest	
0000b to 1111b	#UIMM:4	0 to 15		0000b to 1111b	Rd	R0 (SP) to R15

#### (2) AND src, dest



li[1:0]	src	rd[3:0]	dest	
01b	#SIMM:8	0000b to 1111b	Rd	R0 (SP) to R15
10b	#SIMM:16			
11b	#SIMM:24			
00b	#IMM:32			

Section 4 Instruction Code

## AND



(3) AND src, dest When memex == UB or src == Rs	
b7 b0 b7 b0 0 1 0 1 0 0 ld[1:0] rs[3:0] ld[3:0] 0 0 0 ld[1:0] rs[3:0] 0 0 0 ld[1:0] rs[3:0] 0 0 0 None 0 0 0 ld[1:0] 0 0 ld[1:0] 0 0 0 0 0 ld[1:0] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
When memex != UB	
b7       memex       b0       b7       b0       b7       b0         0       0       0       0       1       1       0       mi[1:0]       0       1       0       nrs[3:0]       , rd[3:0]	Id[1:0]         src           11b         None           00b         None           01b         dsp:8           10b         dsp:16

mi[1:0]	memex	ld[1:0]	src
00b	В	11b	Rs
01b	W	00b	[Rs]
10b	L	01b	dsp:8[Rs]
11b	UW	10b	dsp:16[Rs]

rs[3:0]/rd[3:0]	src/dest				
0000b to 1111b	Rs/Rd	R0 (SP) to R15			

#### (4) AND src, src2, dest

b7		b0 b7								b0	b0			
1	1	1	1	1	1	1	1	0	1	0	0	rd[3:0]	rs[3:0]	rs2[3:0]


rs[3:0]/rs2[3:0]/rd[3:0]	src/src2/dest	
0000b to 1111b	Rs/Rs2/Rd	R0 (SP) to R15



# BCLR


Syntax	src	dest	Code Size (Byte)
(1) BCLR src, dest	#IMM:3	[Rd].B	2
	#IMM:3	dsp:8[Rd].B	3
	#IMM:3	dsp:16[Rd].B	4
(2) BCLR src, dest	Rs	[Rd].B	3
	Rs	dsp:8[Rd].B	4
	Rs	dsp:16[Rd].B	5
(3) BCLR src, dest	#IMM:5	Rd	2
(4) BCLR src, dest	Rs	Rd	3


#### (1) BCLR src, dest



ld[1:0]	dest	rd[3:0]		dest		imm[2:0]	s	rc
00b	[Rd]	0000b to 1111b	Rd	R0 (SP) to R15		000b to 111b	#IMM:3	0 to 7
01b	dsp:8[Rd]				-			
10b	dsp:16[Rd]							

#### (2) BCLR src, dest





ld[1:0]	dest	rs[3:0]/rd[3:0]	s	rc/dest
00b	[Rd]	0000b to 1111b	Rs/Rd	R0 (SP) to R15
01b	dsp:8[Rd]			
10b	dsp:16[Rd]			

#### (3) BCLR src, dest

b7			b0 b7 k							
0	1	1	1	1	0	1	imm[4:0]	rd[3:0]		

imm[4:0]	src		rd[3:0]	dest	
00000b to 11111b	#IMM:5	0 to 31	0000b to 1111b	Rd	R0 (SP) to R15



### (4) BCLR src, dest

b7		b0 b7							b0 b7			b0				
1	1	1	1	1	1	0	0	0	1	1	0	0	1	ld[1:0]	rd[3:0]	rs[3:0]

ld[1:0]	dest	rs[3:0]/rd[3:0]	5	src/dest
11b	Rd	0000b to 1111b	Rs/Rd	R0 (SP) to R15



## BCnd

## Code Size

Syntax	src	Code Size (Byte)
(1) BCnd.S src	pcdsp:3	1
(2) BCnd.B src	pcdsp:8	2
(3) BCnd.W src	pcdsp:16	3

#### (1) BCnd.S src

b7 b0 0 0 1 cd dsp[2:0]\*

Note: \* dsp[2:0] specifies pcdsp:3 = src.

cd	BCnd
0b	BEQ, BZ
1b	BNE, BNZ

dsp[2:0]	Branch Distance
011b	3
100b	4
101b	5
110b	6
111b	7
000b	8
001b	9
010b	10

#### (2) BCnd.B src

_	b7				b0	src
	0	0	1	0	cd[3:0]	pcdsp:8*


Note: \* Address indicated by pcdsp:8 = src minus the address of the instruction

cd[3:0]	BCnd	cd[3:0]	BCnd
0000b	BEQ, BZ	1000b	BGE
0001b	BNE, BNZ	1001b	BLT
0010b	BGEU, BC	1010b	BGT
0011b	BLTU, BNC	1011b	BLE
0100b	BGTU	1100b	BO
0101b	BLEU	1101b	BNO
0110b	BPZ	1110b	BRA.B
0111b	BN	1111b	Reserved

## **B**Cnd



#### (3) BCnd.W src



Note: \* Address indicated by pcdsp:16 = src minus the address of the instruction

cd	B <i>Cnd</i>
0b	BEQ, BZ
1b	BNE, BNZ



## **BMCnd**

### **Code Size**

Syntax	src	dest	Code Size (Byte)
(1) BMCnd src, de	est #IMM:3	[Rd].B	3
	#IMM:3	dsp:8[Rd].B	4
	#IMM:3	dsp:16[Rd].B	5
(2) BMCnd src, de	est #IMM:5	Rd	3

#### (1) BMCnd src, dest

b7							b0	b7				b0	b7	b0
1	1	1	1	1	1	0	0	1	1	1	imm[2:0]	ld[1:0]	rd[3:0]	cd[3:0]

ļ	d[1:0	] dest	
	00b	None	``
(	01b	dsp:8	
	10b	dsp:16	
``			

imm[2:0]		src	
000b to 111b	#IMM:3	0 to 7	
	#HVIIVI.0	0.07	

ld[1:0	dest
00b	[Rd]
01b	dsp:8[Rd]
10b	dsp:16[Rd]

rd[3:0]	dest		
0000b to 1111b	Rd	R0 (SP) to R15	

cd[3:0]	BMCnd	cd[3:0]	BMCnd
0000b	BMEQ, BMZ	1000b	BMGE
0001b	BMNE, BMNZ	1001b	BMLT
0010b	BMGEU, BMC	1010b	BMGT
0011b	BMLTU, BMNC	1011b	BMLE
0100b	BMGTU	1100b	BMO
0101b	BMLEU	1101b	BMNO
0110b	BMPZ	1110b	Reserved
0111b	BMN	1111b	Reserved

#### (2) BMCnd src, dest

b7			b0 b7						b0	b7	b0		
1	1	1	1	1	1	0	1	1	1	1	imm[4:0]	cd[3:0]	rd[3:0]

imm[4:0]	src			
00000b to 11111b	#IMM:5	0 to 31		

cd[3:0]	BMCnd	cd[3:0]	BMCnd
0000b	BMEQ, BMZ	1000b	BMGE
0001b	BMNE, BMNZ	1001b	BMLT
0010b	BMGEU, BMC	1010b	BMGT
0011b	BMLTU, BMNC	1011b	BMLE
0100b	BMGTU	1100b	BMO
0101b	BMLEU	1101b	BMNO
0110b	BMPZ	1110b	Reserved
0111b	BMN	1111b	Reserved

rd[3:0]		dest
0000b to 1111b	Rd	R0 (SP) to R15

## **BMCnd**

# BNOT

## Code Size

Syntax	src	dest	Code Size (Byte)
(1) BNOT src, dest	#IMM:3	[Rd].B	3
	#IMM:3	dsp:8[Rd].B	4
	#IMM:3	dsp:16[Rd].B	5
(2) BNOT src, dest	Rs	[Rd].B	3
	Rs	dsp:8[Rd].B	4
	Rs	dsp:16[Rd].B	5
(3) BNOT src, dest	#IMM:5	Rd	3
(4) BNOT src, dest	Rs	Rd	3

### (1) BNOT src, dest

b7							b0	b7				b0	b7				b0	Id
1	1	1	1	1	1	0	0	1	1	1	imm[2:0]	ld[1:0]	rd[3:0]	1	1	1	1	/ (
																		· /


	d[1:0	] dest	
/	00b	None	
	01b	dsp:8	
	10b	dsp:16	
×			/

src					
M:3	0 to 7				
	M:3				

ld[1:0]	dest					
00b	[Rd]					
01b	dsp:8[Rd]					
10b	dsp:16[Rd]					

rd[3:0]		dest
0000b to 1111b	Rd	R0 (SP) to R15

#### (2) BNOT src, dest



	d[1:0	] dest	
/	00b	None	
	01b	dsp:8	N N
	10b	dsp:16	$\Box$ /

ld[1:0]	dest
00b	[Rd]
01b	dsp:8[Rd]
10b	dsp:16[Rd]

rs[3:0]/rd[3:0]		src/dest
0000b to 1111b	Rs/Rd	R0 (SP) to R15

**BNOT** 



#### (3) BNOT src, dest



imm[4:0]	src		rd[3:0]		dest
00000b to 11111b	#IMM:5	0 to 31	0000b to 1111b	Rd	R0 (SP) to R15

#### (4) BNOT src, dest

b7							b0	b7						b0	b7	b0
1	1	1	1	1	1	0	0	0	1	1	0	1	1	ld[1:0]	rd[3:0]	rs[3:0]

ld[1:0]	dest	rs[3:0]/rd[3:0]	S	rc/dest
11b	Rd	0000b to 1111b	Rs/Rd	R0 (SP) to R15



# BRA

## Code Size

Syntax	src	Code Size (Byte)
(1) BRA.S src	pcdsp:3	1
(2) BRA.B src	pcdsp:8	2
(3) BRA.W src	pcdsp:16	3
(4) BRA.A src	pcdsp:24	4
(5) BRA.L src	Rs	2

#### (1) BRA.S src

b7 b0 0 0 0 0 1 dsp[2:0]\*

Note: \* dsp[2:0] specifies pcdsp:3 = src.

dsp[2:0]	Branch Distance
011b	3
100b	4
101b	5
110b	6
111b	7
000b	8
001b	9
010b	10

#### (2) BRA.B src

b7							b0	src
0	0	1	0	1	1	1	0	pcdsp:8*

Note: \* Address indicated by pcdsp:8 = src minus the address of the instruction


#### (3) BRA.W src

b7							b0	src
0	0	1	1	1	0	0	0	pcdsp:16*

Note: \* Address indicated by pcdsp:16 = src minus the address of the instruction

#### (4) BRA.A src





## BRA



**BRK** 

**BSET** 

#### (5) BRA.L src

	0	t					b7	b0							b7
0 1 1 1 1 1 1 1 1 0 1 0 0 rs[3:0]		rs[3:0]	0	0	0	1	0	1	1	1	1	1	1	1	0

rs[3:0]		src
0000b to 1111b	Rs	R0 (SP) to R15

## BRK

### **Code Size**

Syntax	Code Size (Byte)
(1) BRK	1

#### (1) BRK


## b7 b0 0 0 0 0 0 0 0

## BSET

### **Code Size**

src	dest	Code Size (Byte)
#IMM:3	[Rd].B	2
#IMM:3	dsp:8[Rd].B	3
#IMM:3	dsp:16[Rd].B	4
Rs	[Rd].B	3
Rs	dsp:8[Rd].B	4
Rs	dsp:16[Rd].B	5
#IMM:5	Rd	2
Rs	Rd	3
	#IMM:3 #IMM:3 #IMM:3 Rs Rs Rs #IMM:5	#IMM:3         [Rd].B           #IMM:3         dsp:8[Rd].B           #IMM:3         dsp:16[Rd].B           Rs         [Rd].B           Rs         dsp:8[Rd].B           Rs         dsp:16[Rd].B           Rs         dsp:16[Rd].B           Rs         dsp:16[Rd].B           Rs         dsp:16[Rd].B           Rs         dsp:16[Rd].B           #IMM:5         Rd

#### (1) BSET src, dest



ld[1:0]	dest	rd[3:0]		dest		imm[2:0]	:	src
00b	[Rd]	0000b to 1111b	Rd	R0 (SP) to R15		000b to 111b	#IMM:3	0 to 7
01b	dsp:8[Rd]				-			
10b	dsp:16[Rd]							



#### (2) BSET src, dest



00b None 01b dsp:8	Id[1:0	ld	ld[1:0]	dest	
	00b		00b · Non	e	
10h [	01b		01b dsp:8	В	
TUD dsp:16	10b		10b dsp:"	16	

ld[1:0]	dest	rs[3:0]/rd[3
00b	[Rd]	0000b to 11
01b	dsp:8[Rd]	
10b	dsp:16[Rd]	

rs[3:0]/rd[3:0]	S	rc/dest
0000b to 1111b	Rs/Rd	R0 (SP) to R15

#### (3) BSET src, dest

b7							b0 b7	b0
0	1	1	1	1	0	0	imm[4:0]	rd[3:0]

imm[4:0]	src			rd[3:0]	dest		
00000b to 11111b	#IMM:5	0 to 31		0000b to 1111b	Rd	R0 (SP) to R15	

#### (4) BSET src, dest

b7	b0 b7						b0 b7				b0					
1	1	1	1	1	1	0	0	0	1	1	0	0	0	ld[1:0]	rd[3:0]	rs[3:0]

ld[1:0]	dest	rs[3:0]/rd[3:0]	src/dest			
11b	Rd	0000b to 1111b	Rs/Rd	R0 (SP) to R15		



# BSR


Syntax	src	Code Size (Byte)
(1) BSR.W src	pcdsp:16	3
(2) BSR.A src	pcdsp:24	4
(3) BSR.L src	Rs	2

#### (1) BSR.W src

b7						b0	SrC
0 0	1	1	1	0	0	1	pcdsp:16*

Note: \* Address indicated by pcdsp:16 = src minus the address of the instruction

#### (2) BSR.A src



Note: \* Address indicated by pcdsp:24 = src minus the address of the instruction

#### (3) BSR.L src

b7							b0	b7				b0
0	1	1	1	1	1	1	1	0	1	0	1	rs[3:0]

rs[3:0]	src				
0000b to 1111b	Rs	R0 (SP) to R15			




## BSR



# BTST


Syntax	src	src2	Code Size (Byte)
(1) BTST src, src2	#IMM:3	[Rs].B	2
	#IMM:3	dsp:8[Rs].B	3
	#IMM:3	dsp:16[Rs].B	4
(2) BTST src, src2	Rs	[Rs2].B	3
	Rs	dsp:8[Rs2].B	4
	Rs	dsp:16[Rs2].B	5
(3) BTST src, src2	#IMM:5	Rs	2
(4) BTST src, src2	Rs	Rs2	3

### (1) BTST src, src2



ld[1:0]	src2	rs[3:0]	src2		src2 i		imm[2:0]	:	src		
00b	[Rs]	0000b to 1111b	Rs	R0 (SP) to R15	000b to 111b	#IMM:3	0 to 7				
01b	dsp:8[Rs]										
10b	dsp:16[Rs]										

#### (2) BTST src, src2



ld[1:0]	src2	rs[3:0]/rs2[3:0]	src/src2			
00b	[Rs2]	0000b to 1111b	Rs/Rs2	R0 (SP) to R15		
01b	dsp:8[Rs2]					
10b	dsp:16[Rs2]					

#### (3) BTST src, src2

b7							b0 b7	b0
0	1	1	1	1	1	0	imm[4:0]	rs[3:0]

imm[4:0]	src		rs[3:0]	src2	
00000b to 11111b	#IMM:5	0 to 31	0000b to 1111b	Rs	R0 (SP) to R15

RENESAS

# BTST

### (4) BTST src, src2

b7		b0 b7							b0 b7				b0			
1	1	1	1	1	1	0	0	0	1	1	0	1	0	ld[1:0]	rs2[3:0]	rs[3:0]

ld[1:0]	src2	rs[3:0]/rs2[3:0]		src/src2
11b	Rs2	0000b to 1111b	Rs/Rs2	R0 (SP) to R15



## CLRPSW

### Code Size

Syntax	dest	Code Size (Byte)
(1) CLRPSW dest	flag	2

### (1) CLRPSW dest

b7							b0	b7				b0
0	1	1	1	1	1	1	1	1	0	1	1	cb[3:0]

cb[3:0]	dest	
0000b	flag	С
0001b		Z
0010b		S
0011b		0
0100b		Reserved
0101b	1	Reserved
0110b		Reserved
0111b		Reserved
1000b		I
1001b		U
1010b		Reserved
1011b		Reserved
1100b	1	Reserved
1101b	1	Reserved
1110b		Reserved
1111b	1	Reserved

## **CLRPSW**



# CMP

## Code Size

Syntax		src	src2	Code Size (Byte)
(1) CMP	src, src2	#UIMM:4	Rs	2
(2) CMP	src, src2	#UIMM:8	Rs	3
(3) CMP	src, src2	#SIMM:8	Rs	3
		#SIMM:16	Rs	4
		#SIMM:24	Rs	5
		#IMM:32	Rs	6
(4) CMP	src, src2	Rs	Rs2	2
		[Rs].memex	Rs2	2 (memex == UB) 3 (memex != UB)
		dsp:8[Rs].memex	Rs2	3 (memex == UB) 4 (memex != UB)
		dsp:16[Rs].memex	Rs2	4 (memex == UB) 5 (memex != UB)

#### (1) CMP src, src2

b7							b0	b7	b0
0	1	1	0	0	0	0	1	imm[3:0]	rs2[3:0]

imm[3:0]	src			rs2[3:0]	src2		
0000b to 1111b	#UIMM:4	0 to 15		0000b to 1111b	Rs	R0 (SP) to R15	

### (2) CMP src, src2


b7							b0	b7				b0	src
0	1	1	1	0	1	0	1	0	1	0	1	rs2[3:0]	#UIMM:8

rs2[3:0]	src2					
0000b to 1111b	Rs	R0 (SP) to R15				

## CMP



#### (3) CMP src, src2






# DIV

## Code Size

Syntax		src	dest	Code Size (Byte)
(1) DIV	src, dest	#SIMM:8	Rd	4
		#SIMM:16	Rd	5
		#SIMM:24	Rd	6
		#IMM:32	Rd	7
(2) DIV	src, dest	Rs	Rd	3
		[Rs].memex	Rd	3 (memex == UB) 4 (memex != UB)
		dsp:8[Rs].memex	Rd	4 (memex == UB) 5 (memex != UB)
		dsp:16[Rs].memex	Rd	5 (memex == UB) 6 (memex != UB)

### (1) DIV src, dest



I	i[1:0]		
/	01b	#SIMM:8	$\backslash$
(	10b	#SIMM:16	
	11b	#SIMM:24	
$\langle$	00b	#IMM:32	/

li[1:0]	src					
01b	#SIMM:8					
10b	#SIMM:16					
11b	#SIMM:24					
00b	#IMM:32					

r	d[3:0]	dest					
0	0000b to 1111b	Rd	R0 (SP) to R15				

# DIV



01b dsp:8 10b dsp:16

#### (2) DIV src, dest

When memex == UB	$B \text{ or } \operatorname{src} == Rs$			
b7	b0 b7	b0 b7	b0 ld	[1:0] src
1 1 1 1 1 1 0	0 0 0 1 0 0 0	ld[1:0] rs[3:0] rd[3	3:0] /	11b None
• • • • • • • • •			/	00b None
				01b dsp:8
				10b dsp:16

#### When memex != UB

b7		m	eme	ex			b0	b7					b0	b7							b0	b7	b0		ld[1:0]	src		
0	0 0	) (		)	1	1	0	mi[1:0]	1	0	0	0	ld[1:0]	0	0	0	0	1	0	0	0	rs[3:0]	rd[3:0]	/	/ 11b	None	\	\
																									00b	None		

mi[1:0]	memex	ld[1:0]	src
00b	В	11b	Rs
01b	W	00b	[Rs]
10b	L	01b	dsp:8[Rs]
11b	UW	10b	dsp:16[Rs]

rs[3:0]/rd[3:0]	S	src/dest					
0000b to 1111b	Rs/Rd	R0 (SP) to R15					




## DIVU

### **Code Size**

Syntax	src	dest	Code Size (Byte)
(1) DIVU src, dest	#SIMM:8	Rd	4
	#SIMM:16	Rd	5
	#SIMM:24	Rd	6
	#IMM:32	Rd	7
(2) DIVU src, dest	Rs	Rd	3
	[Rs].memex	Rd	3 (memex == UB) 4 (memex != UB)
	dsp:8[Rs].memex	Rd	4 (memex == UB) 5 (memex != UB)
	dsp:16[Rs].memex	Rd	5 (memex == UB) 6 (memex != UB)

#### (1) DIVU src, dest






li[1:0]	src
01b	#SIMM:8
10b	#SIMM:16
11b	#SIMM:24
00b	#IMM:32

dest					
۶d	R0 (SP) to R15				
2	d				

#### (2) DIVU src, dest



## DIVU

UW

10b


dsp:16[Rs]

11b



# EMACA

### Code Size



#### (1) EMACA src, src2, Adest

b7							b0	b7							b0	b7	b0
1 '	1	1	1	1	1	0	1	0	0	0	0	а	1	1	1	rs[3:0]	rs2[3:0]

а	Adest	rs[3:0]/rs2[3:0]	src/src2	
0b	A0	0000b to 1111b	Rs/Rs2	R0 (SP) to R15
1b	A1			

## **EMSBA**

#### Code Size

Syntax	src	dest2	Adest	Code Size (Byte)
(1) EMSBA src, src2, Adest	Rs	Rs2	A0, A1	3

#### (1) EMSBA src, src2, Adest

b7		b0 b7								b0	b7	b0					
1	1	1	1	1	1	0	1	0	1	0	0	а	1	1	1	rs[3:0]	rs2[3:0]

а	Adest	rs[3:0]/rs2[3:0]	src/src2	
0b	A0	0000b to 1111b	Rs/Rs2	R0 (SP) to R15
1b	A1			



**EMSBA** 




## EMUL

### **Code Size**

Syntax	src	dest	Code Size (Byte)
(1) EMUL src, dest	#SIMM:8	Rd	4
	#SIMM:16	Rd	5
	#SIMM:24	Rd	6
	#IMM:32	Rd	7
(2) EMUL src, dest	Rs	Rd	3
	[Rs].memex	Rd	3 (memex == UB) 4 (memex != UB)
	dsp:8[Rs].memex	Rd	4 (memex == UB) 5 (memex != UB)
	dsp:16[Rs].memex	Rd	5 (memex == UB) 6 (memex != UB)

#### (1) EMUL src, dest






li[1:0]	src
01b	#SIMM:8
10b	#SIMM:16
11b	#SIMM:24
00b	#IMM:32

dest		
Rd	R0 (SP) to R14	
	Rd	

#### (2) EMUL src, dest






## EMUL

## **EMULA**

#### **Code Size**

Syntax	src	dest2	Adest	Code Size (Byte)
(1) EMULA src, src2, Adest	Rs	Rs2	A0, A1	3

#### (1) EMULA src, src2, Adest




а	Adest	rs[3:0]/rs2[3:0]	src/src2	
0b	A0	0000b to 1111b	Rs/Rs2	R0 (SP) to R15
1b	A1			

## **EMULU**

### **Code Size**

Syntax	src	dest	Code Size (Byte)
(1) EMULU src, dest	#SIMM:8	Rd	4
	#SIMM:16	Rd	5
	#SIMM:24	Rd	6
	#IMM:32	Rd	7
(2) EMULU src, dest	Rs	Rd	3
	[Rs].memex	Rd	3 (memex == UB) 4 (memex != UB)
	dsp:8[Rs].memex	Rd	4 (memex == UB) 5 (memex != UB)
	dsp:16[Rs].memex	Rd	5 (memex == UB) 6 (memex != UB)


#### (1) EMULU src, dest



li[1:0]	src
01b	#SIMM:8
10b	#SIMM:16
11b	#SIMM:24
00b	#IMM:32

rd[3:0]		dest
0000b to 1110b	Rd	R0 (SP) to R14

RENESAS



b0	li[1:0]	src
:0]	01b #SIMM:8	
	10b #SIMM:16	
	11b #SIMM:24	
	00b #IMMA:22	

Section 4 Instruction Code



**EMULU** 


11b

UW

10b

dsp:16[Rs]

#### (2) EMULU src, dest



rd[3:0]		dest
0000b to 1110b	Rd	R0 (SP) to R14



# FADD

# FADD

### Code Size

Syntax	src	src2	dest	Code Size (Byte)
(1) FADD src, dest	#IMM:32	—	Rd	7
(2) FADD src, dest	Rs	_	Rd	3
	[Rs].L		Rd	3
	dsp:8[Rs].L	—	Rd	4
	dsp:16[Rs].L	—	Rd	5
(3) FADD src, src2, dest	Rs	Rs2	Rd	3

#### (1) FADD src, dest

b7							b0	b7							b0	b7				b0	src
1	1	1	1	1	1	0	1	0	1	1	1	0	0	1	0	0	0	1	0	rd[3:0]	#IMM:32

rd[3:0]		dest
0000b to 1111b	Rd	R0 (SP) to R15

#### (2) FADD src, dest

b7		b0 b7												b0	b0		
1	1	1	1	1	1	0	0	1	0	0	0	1	0	ld[1:0]	rs[3:0]	rd[3:0]	

ld[1:0] src	
/ 11b None	$\backslash$
00b None	
01b dsp:8	
10b dsp:16	/

ld[1:0]	src	rs[3:0]/rd[3:0]		src/d
11b	Rs	0000b to 1111b	Rs/Rd	R0
00b	[Rs]			-
)1b	dsp:8[Rs]			
10b	dsp:16[Rs]			

#### (3) FADD src, src2, dest

b7							b0	b7			b0			
1	1	1	1	1	1	1	1	1	0	1	0	rd[3:0]	rs[3:0]	rs2[3:0]

rs[3:0]/rs2[3:0]/rd[3:0]	src/src2/dest	
0000b to 1111b	Rs/Rs2/Rd	R0 (SP) to R15



# FCMP

## Code Size

Syntax	src	src2	Code Size (Byte)
(1) FCMP src, src2	#IMM:32	Rs	7
(2) FCMP src, src2	Rs	Rs2	3
	[Rs].L	Rs2	3
	dsp:8[Rs].L	Rs2	4
	dsp:16[Rs].L	Rs2	5

#### (1) FCMP src, src2

b7							b0	b7							b0	b7				b0	_	src
1	1	1	1	1	1	0	1	0	1	1	1	0	0	1	0	0	0	0	1	rs[3:0]		#IMM:32

rs[3:0]		src2
0000b to 1111b	Rs	R0 (SP) to R15

#### (2) FCMP src, src2

b7	b0 b7											b0	b0			
1	1	1	1	1	1	0	0	1	0	0	0	0	1	ld[1:0]	rs[3:0]	rs2[3:0]

lo	d[1:0	]	src	
/	11b	None		
(	00b	None		
	01b	dsp:8		)
	10b	dsp:16	;	

ld[1:0]	src
11b	Rs
00b	[Rs]
01b	dsp:8[Rs]
10b	dsp:16[Rs]

rs[3:0]/rs2[3:0]	src/src2				
0000b to 1111b	Rs/Rs2	R0 (SP) to R15			

**FCMP** 



# FDIV

## Code Size


Syntax	src	dest	Code Size (Byte)
(1) FDIV src, dest	#IMM:32	Rd	7
(2) FDIV src, dest	Rs	Rd	3
	[Rs].L	Rd	3
	dsp:8[Rs].L	Rd	4
	dsp:16[Rs].L	Rd	5

### (1) FDIV src, dest

b7							b0	b7							b0	b7				b0	_	src
1	1	1	1	1	1	0	1	0	1	1	1	0	0	1	0	0	1	0	0	rd[3:0]		#IMM:32

rd[3:0]		dest
0000b to 1111b	Rd	R0 (SP) to R15

#### (2) FDIV src, dest



lo	d[1:0]		src	
/	11b	None		
	00b	None		
	01b	dsp:8		
/	10b	dsp:16	i	

ld[1:0]	src
11b	Rs
00b	[Rs]
01b	dsp:8[Rs]
10b	dsp:16[Rs]

rs[3:0]/rd[3:0]		src/dest
0000b to 1111b	Rs/Rd	R0 (SP) to R15

## FDIV

Section 4 Instruction Code



## **FMUL**

# FMUL

Syntax	src	src2	dest	Code Size (Byte)
(1) FMUL src, dest	#IMM:32	_	Rd	7
(2) FMUL src, dest	Rs	_	Rd	3
	[Rs].L	_	Rd	3
	dsp:8[Rs].L	_	Rd	4
	dsp:16[Rs].L	_	Rd	5
(3) FMUL src, src2, des	t Rs	Rs2	Rd	3

#### (1) FMUL src, dest

b7	b0 b7	b0 b7	b0 SrC
1 1	1 1 1 1 0 1 0 1 1 1	0 0 1 0 0 0 1 1	_rd[3:0] #IMM:32

rd[3:0]		dest
0000b to 1111b	Rd	R0 (SP) to R15

#### (2) FMUL src, dest

b7		b0 b7									b0	b7	b0			
1	1	1	1	1	1	0	0	1	0	0	0	1	1	ld[1:0]	rs[3:0]	rd[3:0]

lo	d[1:0]	]	src	
/	11b	None		
	00b	None		
	01b	dsp:8		
$\langle$	10b	dsp:16		/

d[1:0]	src	rs[3:0]/rd[3:0]	:	src/dest
11b	Rs	0000b to 1111b	Rs/Rd	R0 (SP) to R15
00b	[Rs]			
01b	dsp:8[Rs]			
10b	dsp:16[Rs]			

#### (3) FMUL src, src2, dest

b7		b0 b7 b0 b7							b0					
1	1	1	1	1	1	1	1	1	0	1	1	rd[3:0]	rs[3:0]	rs2[3:0]

rs[3:0]/rs2[3:0]/rd[3:0]	src/src2/dest	
0000b to 1111b	Rs/Rs2/Rd	R0 (SP) to R15




# FSQRT

F	S	Q

## FSQRT

Syntax		src	dest	Code Size (Byte)
FSQRT	src, dest	Rs	Rd	3
		[Rs].L	Rd	3
		dsp:8[Rs].L	Rd	4
		dsp:16[Rs].L	Rd	5

#### (1) FSQRT src, dest



ld[1:0]	src
11b	Rs
00b	[Rs]
01b	dsp:8[Rs]
10b	dsp:16[Rs]

rs[3:0]/rd[3:0]	src/dest					
0000b to 1111b	Rs/Rd	R0 (SP) to R15				



# **FSUB**

# FSUB

Syntax	src	src2	dest	Code Size (Byte)
(1) FSUB src, dest	#IMM:32	—	Rd	7
(2) FSUB src, dest	Rs	—	Rd	3
	[Rs].L	—	Rd	3
	dsp:8[Rs].L	—	Rd	4
	dsp:16[Rs].L	—	Rd	5
(3) FSUB src, src2, dest	Rs	Rs2	Rd	3

#### (1) FSUB src, dest

b7							b0	b7							b0	b7				b0	src
1	1	1	1	1	1	0	1	0	1	1	1	0	0	1	0	0	0	0	0	rd[3:0]	#IMM:32

rd[3:0]	dest						
0000b to 1111b	Rd	R0 (SP) to R15					

#### (2) FSUB src, dest

b7		b0 b7												b0	b7	b0
1	1	1	1	1	1	0	0	1	0	0	0	0	0	ld[1:0]	rs[3:0]	rd[3:0]

lo	d[1:0	] sı	C	
/	11b	None		$\backslash$
	00b	None		
	01b	dsp:8		
$\langle \rangle$	10b	dsp:16		/

d[1:0]	src	rs[3:0]/rd[3:0]	:	src/dest
11b	Rs	0000b to 1111b	Rs/Rd	R0 (SP) to R15
00b	[Rs]			
01b	dsp:8[Rs]			
10b	dsp:16[Rs]			

#### (3) FSUB src, src2, dest

b7							b0	b7				b0	b7	b0
1	1	1	1	1	1	1	1	1	0	0	0	rd[3:0]	rs[3:0]	rs2[3:0]

rs[3:0]/rs2[3:0]/rd[3:0]	src/src2/dest	
0000b to 1111b	Rs/Rs2/Rd	R0 (SP) to R15



# FTOI

### **Code Size**

Syntax	src	dest	Code Size (Byte)
(1) FTOI src, dest	Rs	Rd	3
	[Rs].L	Rd	3
	dsp:8[Rs].L	Rd	4
	dsp:16[Rs].L	Rd	5

#### (1) FTOI src, dest

b7		b0 b7 1 1 1 1 0 0 1 0 0 1										b0	b0	
1 1	1 1 1 1 0 0 1 0 0 1									0 1 ld[1:0] rs[3:0]			rd[3:0]	
			. ·		•		<u> </u>	Ŭ	•	ů	•	10[110]	10[010]	. a[o.o]

l	d[1:0	] s	rc	
/	11b	None		
/	00b	None		
(	01b	dsp:8	]	
/	10b	dsp:16		/

ld[1:0]	src
11b	Rs
00b	[Rs]
01b	dsp:8[Rs]
10b	dsp:16[Rs]

rs[3:0]/rd[3:0]	src/dest						
0000b to 1111b	Rs/Rd	R0 (SP) to R15					

# FTOU

### Code Size

Syntax	src	dest	Code Size (Byte)
FTOU src, dest	Rs	Rd	3
	[Rs].L	Rd	3
	dsp:8[Rs].L	Rd	4
	dsp:16[Rs].L	Rd	5

#### (1) FTOU src, dest

b7	b0 b7									b0 b7				b0		
1	1	1	1	1	1	0	0	1	0	1	0	0	1	ld[1:0]	rs[3:0]	rd[3:0]

0]	src
None	$\backslash$
o None	
dsp:8	]
dsp:16	;/
	b None dsp:8

ld[1:0]	src
11b	Rs
00b	[Rs]
01b	dsp:8[Rs]
10b	dsp:16[Rs]

rs[3:0]/rd[3:0]	src/dest					
0000b to 1111b	Rs/Rd	R0 (SP) to R15				

## FTOI



# INT

## Code Size

Syntax		src	Code Size (Byte)		
(1) INT	src	#IMM:8	3		

### (1) INT src

b	7							b0	b7							b0	src
(	0	1	1	1	0	1	0	1	0	1	1	0	0	0	0	0	#IMM:8

## ITOF

## ITOF


INT

## Code Size


Syntax	SIC	dest	Code Size (Byte)
(1) ITOF src, dest	Rs	Rd	3
	[Rs].memex	Rd	3 (memex == UB) 4 (memex != UB)
	dsp:8[Rs].memex	Rd	4 (memex == UB) 5 (memex != UB)
	dsp:16[Rs].memex	Rd	5 (memex == UB) 6 (memex != UB)

### (1) ITOF src, dest

When memex == UB or src == Rs



When memex != UB



	[1:0]		src	
/	11b	None		
	00b	None		
	01b	dsp:8		
$\langle \rangle$	10b	dsp:16		/

mi[1:0]	memex	]	ld[1:0]	src
00b	В		11b	Rs
01b	W		00b	[Rs]
10b	L		01b	dsp:8[Rs]
11b	UW		10b	dsp:16[Rs]

rs[3:0]/rd[3:0]	src/dest					
0000b to 1111b	Rs/Rd	R0 (SP) to R15				

## Section 4 Instruction Code



## JMP

## Code Size

Syntax		src	Code Size (Byte)
(1) JMP	SIC	Rs	2

#### (1) JMP src

b7							b0	b7				b0
0	1	1	1	1	1	1	1	0	0	0	0	rs[3:0]

rs[3:0]	src				
0000b to 1111b	Rs	R0 (SP) to R15			

## JSR

## JSR


### Code Size

Syntax		src	Code Size (Byte)
(1) JSR	src	Rs	2

#### (1) JSR src

b7	b0 b7										b0	
0	1	1	1	1	1	1	1	0	0	0	1	rs[3:0]

rs[3:0]		SIC
0000b to 1111b	Rs	R0 (SP) to R15



## JMP


# MACHI

# MACHI

### **Code Size**

Syntax	src	src2	Adest	Code Size (Byte)
(1) MACHI src, src2, Adest	Rs	Rs2	A0, A1	3

#### (1) MACHI src, src2, Adest



а	Adest	rs[3:0]/rs2[3:0]	src/src2			
0b	A0	0000b to 1111b	Rs/Rs2	R0 (SP) to R15		
1b	A1					

## MACLH

## MACLH

### Code Size

Syntax	src	src2	Adest	Code Size (Byte)
(1) MACLH src, src2, Adest	Rs	Rs2	A0, A1	3

#### (1) MACLH src, src2, Adest

b7	b0 b7						b0 b7				b0						
1	1	1	1	1	1	0	1	0	0	0	0	а	1	1	0	rs[3:0]	rs2[3:0]


а	Adest	rs[3:0]/rs2[3:0]	src/src2	
0b	A0	0000b to 1111b	Rs/Rs2	R0 (SP) to R15
1b	A1			



## MACLO

Syntax	src	src2	Adest	Code Size (Byte)
(1) MACLO src, src2, Adest	Rs	Rs2	A0, A1	3

#### (1) MACLO src, src2, Adest



а	Adest	rs[3:0]/rs2[3:0]	src/src2	
0b	A0	0000b to 1111b	Rs/Rs2	R0 (SP) to R15
1b	A1			


## MAX


## MAX

## Code Size

Syntax	SrC	dest	Code Size (Byte)
(1) MAX src, dest	#SIMM:8	Rd	4
	#SIMM:16	Rd	5
	#SIMM:24	Rd	6
	#IMM:32	Rd	7
(2) MAX src, dest	Rs	Rd	3
	[Rs].memex	Rd	3 (memex == UB) 4 (memex != UB)
	dsp:8[Rs].memex	Rd	4 (memex == UB) 5 (memex != UB)
	dsp:16[Rs].memex	Rd	5 (memex == UB) 6 (memex != UB)

#### (1) MAX src, dest





li[1:0]	src
01b	#SIMM:8
10b	#SIMM:16
11b	#SIMM:24
00b	#IMM:32

rd[3:0]		dest
0000b to 1111b	Rd	R0 (SP) to R15

**MACLO** 

10b

11b

L

UW

#### (2) MAX src, dest

01b

10b

dsp:8[Rs]

dsp:16[Rs]

When me	mex == UB	or src	c == Rs															
b7	1   1   1   0 mex != UB	b0 b7 0 0		1 0 0	b7	rs[3:(	0]		rd[3:0	b0 ]		00b 01b	SI None None dsp:8 dsp:16					
b7 0 0 0	memex 0 0 1 1	b0 b7 0 mi		0 0 0	b7 0	0	0 0	0 0	1 0	b0		s[3:0] <sub> </sub>	ro	b0 d[3:0]		00b 01b [	Sto None None dsp:8 dsp:16	
mi[1:0]	memex	ld	l[1:0]	src				rs[	3:0]/	rd[3:	0]		S	rc/des	t			
00b	В	11	1b	Rs				00	00b t	o 111	1b	Rs/R	d	R0 (S	P) to R′	15		
01b	W	00	0b	[Rs]														



# MIN

### **Code Size**

Syntax		src	dest	Code Size (Byte)
(1) MIN	src, dest	#SIMM:8	Rd	4
		#SIMM:16	Rd	5
		#SIMM:24	Rd	6
		#IMM:32	Rd	7
(2) MIN	src, dest	Rs	Rd	3
		[Rs].memex	Rd	3 (memex == UB) 4 (memex != UB)
		dsp:8[Rs].memex	Rd	4 (memex == UB) 5 (memex != UB)
		dsp:16[Rs].memex	Rd	5 (memex == UB) 6 (memex != UB)


#### (1) MIN src, dest

b7							b0	b7						b0	b7				b0
1	1	1	1	1	1	0	1	0	1	1	1	li[1:0]	0	0	0	1	0	1	rd[3:0]

li[1:0	] src	
/ 01b	#SIMM:8	$\backslash$
10b	#SIMM:16	
11b	#SIMM:24	)
/ 00b	#IMM:32	

li[1:0]	src	rd[3:0]		dest
01b	#SIMM:8	0000b to 1111b	Rd	R0 (SP) to R15
10b	#SIMM:16			
11b	#SIMM:24			
00b	#IMM:32			

#### (2) MIN src, dest



mi[1:0]	memex
00b	В
01b	W
10b	L
11b	UW

rs[3:0]/rd[3:0]		src/dest
0000b to 1111b	Rs/Rd	R0 (SP) to R15

## MIN



## MOV


## MOV

Syntax	Size	Processing Size	src	dest	Code Size (Byte)
(1) MOV.size src, dest	B/W/L	size	Rs (Rs = R0 to R7)	dsp:5[Rd] (Rd = R0 to R7)	2
(2) MOV.size src, dest	B/W/L	L	dsp:5[Rs] (Rs = R0 to R7)	Rd (Rd = R0 to R7)	2
(3) MOV.size src, dest	L	L	#UIMM:4	Rd	2
(4) MOV.size src, dest	В	В	#IMM:8	dsp:5[Rd] (Rd = R0 to R7)	3
	W/L	size	#UIMM:8	dsp:5[Rd] (Rd = R0 to R7)	3
(5) MOV.size src, dest	L	L	#UIMM:8	Rd	3
(6) MOV.size src, dest	L	L	#SIMM:8	Rd	3
	L	L	#SIMM:16	Rd	4
	L	L	#SIMM:24	Rd	5
	L	L	#IMM:32	Rd	6
(7) MOV.size src, dest	B/W	L	Rs	Rd	2
	L	L	Rs	Rd	2
(8) MOV.size src, dest	В	В	#IMM:8	[Rd]	3
	В	В	#IMM:8	dsp:8[Rd]	4
	В	В	#IMM:8	dsp:16[Rd]	5
	W	W	#SIMM:8	[Rd]	3
	W	W	#SIMM:8	dsp:8[Rd]	4
	W	W	#SIMM:8	dsp:16[Rd]	5
	W	W	#IMM:16	[Rd]	4
	W	W	#IMM:16	dsp:8[Rd]	5
	W	W	#IMM:16	dsp:16[Rd]	6
	L	L	#SIMM:8	[Rd]	3
	L	L	#SIMM:8	dsp:8[Rd]	4
	L	L	#SIMM:8	dsp:16 [Rd]	5
	L	L	#SIMM:16	[Rd]	4
	L	L	#SIMM:16	dsp:8[Rd]	5
	L	L	#SIMM:16	dsp:16 [Rd]	6
	L	L	#SIMM:24	[Rd]	5
	L	L	#SIMM:24	dsp:8[Rd]	6
	L	L	#SIMM:24	dsp:16 [Rd]	7
	L	L	#IMM:32	[Rd]	6
	L	L	#IMM:32	dsp:8[Rd]	7
	L	L	#IMM:32	dsp:16 [Rd]	8
(9) MOV.size src, dest	B/W/L	L	[Rs]	Rd	2
	B/W/L	L	dsp:8[Rs]	Rd	3
	B/W/L	L	dsp:16[Rs]	Rd	4
(10) MOV.size src, dest	B/W/L	L	[Ri, Rb]	Rd	3
(11) MOV.size src, dest	B/W/L	size	Rs	[Rd]	2
	B/W/L	size	Rs	dsp:8[Rd]	3 4
	B/W/L	size	Rs	dsp:16[Rd]	4




Syntax	Size	Processi Size	ng src	dest	Code Size (Byte)
(12) MOV.size src,	dest B/W/L	size	Rs	[Ri, Rb]	3
(13) MOV.size src,	dest B/W/L	size	[Rs]	[Rd]	2
	B/W/L	size	[Rs]	dsp:8[Rd]	3
	B/W/L	size	[Rs]	dsp:16[Rd]	4
	B/W/L	size	dsp:8[Rs]	[Rd]	3
	B/W/L	size	dsp:8[Rs]	dsp:8[Rd]	4
	B/W/L	size	dsp:8[Rs]	dsp:16[Rd]	5
	B/W/L	size	dsp:16[Rs]	[Rd]	4
	B/W/L	size	dsp:16[Rs]	dsp:8[Rd]	5
	B/W/L	size	dsp:16[Rs]	dsp:16[Rd]	6
(14) MOV.size src,	dest B/W/L	size	Rs	[Rd+]	3
	B/W/L	size	Rs	[–Rd]	3
(15) MOV.size src,	dest B/W/L	L	[Rs+]	Rd	3
	B/W/L	L	[–Rs]	Rd	3

#### (1) MOV.size src, dest




sz[1:0]	Size
00b	В
01b	W
10b	L

#### (2) MOV.size src, dest



sz[1:0]	Size	dsp[4:0]	dsp:5	rs[2:0]/rd[2:0]		src/dest
00b	В	00000b to 11111b	0 to 31	000b to 111b	Rs/Rd	R0 (SP) to F
01b	W					
10b	L					


#### (3) MOV.size src, dest



imm[3:0]		src	rd[3:0]		dest
0000b to 1111b	#UIMM:4	0 to 15	0000b to 1111b	Rd	R0 (SP) to R15




#### (4) MOV.size src, dest



rd[3:0]		dest
0000b to 1111b	Rd	R0 (SP) to R15

#### (6) MOV.size src, dest




li[1:0]	src	rd[3:0]		dest
01b	#SIMM:8	0000b to 1111b	Rd	R0 (SP) to R15
10b	#SIMM:16			•
11b	#SIMM:24			
00b	#IMM:32			

#### (7) MOV.size src, dest

sz[1:0]	Size	rs[3:0]/rd	[3:0]	src/dest
00b	В	0000b to 2	1111b Rs/Rd	R0 (SP) to R15
01b	W			
10b	L	7		

#### (8) MOV.size src, dest




ld[1:0]	dest	rd[3:0]		dest
00b	[Rd]	0000b to 1111b	Rd	R0 (SP) to R15
01b	dsp:8[Rd]			
10b	dsp:16[Rd]			

li[1:0]	src
01b	#SIMM:8
10b	#SIMM:16
11b	#SIMM:24
00b	#IMM:32

sz[1:0]	Size
00b	В
01b	W
10b	L

#### (9) MOV.size src, dest



sz[1:0]	Size	ld[1:0]	src	rs[3:0]/rd[3:0]		src/dest
00b	В	00b	[Rs]	0000b to 1111b	Rs/Rd	R0 (SP)
b	W	01b	dsp:8[Rs]			
10b	L	10b	dsp:16[Rs]			

#### (10) MOV.size src, dest

b7	•	b0 b7									b0 b7 b			
1	1	1	1	1	1	1	0	0	1	sz[1:0]	ri[3:0]	rb[3:0]	rd[3:0]	

sz[1:0] Size		ri[3:0]/rb[3:0]/rd[3:0]		src/dest
00b	В	0000b to 1111b	Ri/Rb/Rd	R0 (SP) to R15
01b	W			

#### (11) MOV.size src, dest

L

10b

b7					b0	b7	b0		
1	1	sz[1:0]	ld[1:0]	1	1	rd[3:0]	rs[3:0]		

ld[1:0]	] dest	
/ 00b	None	
01b	dsp:8	
10b	dsp:16	$\Box$ /


sz[1:0]	Size	ld[1:0]	dest
00b	В	00b	[Rd]
01b	W	01b	dsp:8[Rd]
10b	L	10b	dsp:16[Rd]

rs[3:0]/rd[3:0]	src/dest					
0000b to 1111b	Rs/Rd	R0 (SP) to R15				



10b


#### (12) MOV.size src, dest



sz[1:0]	Size	rs[3:0]/ri[3:0]/rb[3:0]		src/dest				
00b	В	0000b to 1111b	Rs/Ri/Rb	R0 (SP) to R15				
01b	W							

#### (13) MOV.size src, dest

L



sz[1:0]	Size	lds[1:0]/ldd[1:0]	src/dest
00b	В	00b	[Rs]/[Rd]
01b	W	01b	dsp:8[Rs]/dsp:8[Rd]
10b	L	10b	dsp:16[Rs]/dsp:16[Rd]

rs[3:0]/rd[3:0]	src/dest				
0000b to 1111b	Rs/Rd	R0 (SP) to R15			

#### (14) MOV.size src, dest

b7		b0 b7											b0		
1	1	1	1	1	1	0	1	0	0	1	0	ad[1:0]	sz[1:0]	rd[3:0]	rs[3:0]

ad[1:0]	Addressing	sz[1:0]	Size
00b	Rs, [Rd+]	00b	В
01b	Rs, [-Rd]	01b	W
	•	10b	L

#### (15) MOV.size src, dest

b7		b0 b7											b0	b0	
1	1	1	1	1	1	0	1	0	0	1	0	ad[1:0]	sz[1:0]	rs[3:0]	rd[3:0]

ad[1:0]	Addressing	sz[1:0] Size		rs[3:0]/rd[3:0]		src/dest
10b	[Rs+], Rd	00b	В	0000b to 1111b	Rs/Rd	R0 (SP) to R15
11b	[-Rs], Rd	01b	W			
		10b	L			



### MOVCO

### MOVCO

Syntax	Size	Processing Size	src	dest	Code Size (Byte)
(1) MOVCO src, dest	L	L	Rs	[Rd]	3

### (1) MOVCO src, dest

b7		b0 b7						b0 b7			b0						
1	1	1	1	1	1	0	1	0	0	1	0	0	1	1	1	rd[3:0]	rs[3:0]

rs[3:0]/rd[3:0]	src/dest				
0000b to 1111b	Rs/Rd	R0 (SP) to R15			

### MOVLI

### MOVLI

### Code Size

Syntax	Size	Processing Size	src	dest	Code Size (Byte)
(1) MOVLI src, dest	L	L	[Rs]	Rd	3

#### (1) MOVLI src, dest

b7		b0 b7							b0 b7			b0					
1	1	1	1	1	1	0	1	0	0	1	0	1	1	1	1	rs[3:0]	rd[3:0]

rs[3:0]/rd[3:0]	src/dest				
0000b to 1111b	Rs/Rd	R0 (SP) to R15			




## MOVU

## MOVU

### Code Size

Syntax	Size	Processing Size	src	dest	Code Size (Byte)	
(1) MOVU.size src, dest	B/W L		dsp:5[Rs] (Rs = R0 to R7)	Rd (Rd = R0 to R7)	2	
(2) MOVU.size src, dest	B/W	L	Rs	Rd	2	
	B/W	L	[Rs]	Rd	2	
	B/W	L	dsp:8[Rs]	Rd	3	
	B/W	L	dsp:16[Rs]	Rd	4	
(3) MOVU.size src, dest	B/W	L	[Ri, Rb]	Rd	3	
(4) MOVU.size src, dest	B/W	L	[Rs+]	Rd	3	
	B/W	L	[–Rs]	Rd	3	

### (1) MOVU.size src, dest



sz	Size	dsp[4:0]	dsp:5	rs[2:0]/rd[2:0]		src/dest
0b	В	00000b to 11111b	0 to 31	000b to 111b	Rs/Rd	R0 (SP) to R
1b	W					

#### (2) MOVU.size src, dest



sz	Size	ld[1:0]	src
0b	В	11b	Rs
1b	W	00b	[Rs]
		01b	dsp:8[Rs]
		10b	dsp:16[Rs]

	10b	dsp:16	_/			
r	s[3:0]	/rd[3:0]	src/dest			
0	000b	to 1111b	Rs/Rd		R0 (SP) to R15	


(3)	MOVU.size	src, dest
-----	-----------	-----------

b7							b0	b7				b0	b0_b7						
1	1	1	1	1	1	1	0	1	1	0	sz	ri[3:0]	rb[3:0]	rd[3:0]					

sz	Size	ri[3:0]/rb[3:0]/rd[3:0]	s	src/dest
0b	В	0000b to 1111b	Ri/Rb/Rd	R0 (SP) to R15
1b	W			



#### (4) MOVU.size src, dest



ad[1:0]	Addressing	sz	Size	rs[3:0]/rd[3:0]		src/dest
10b	[Rs+], Rd	0b	В	0000b to 1111b	Rs/Rd	R0 (SP) to R
11b	[-Rs], Rd	1b	W			-

## MSBHI

### **MSBHI**

### Code Size

Syntax	src	src2	Adest	Code Size (Byte)
(1) MSBHI src, src2, Adest	Rs	Rs2	A0, A1	3

#### (1) MSBHI src, src2, Adest

b7							b0	b7		b0 b7							b0
1	1	1	1	1	1	0	1	0	1	0	0	а	1	0	0	rs[3:0]	rs2[3:0]

а	Adest	rs[3:0]/rs2[3:0]	src/src2	
0b	A0	0000b to 1111b	Rs/Rs2	R0 (SP) to R15
1b	A1			

### **MSBLH**

### **MSBLH**

### Code Size

Syntax	src	src2	Adest	Code Size (Byte)
(1) MSBLH src, src2, Adest	Rs	Rs2	A0, A1	3

#### (1) MSBLH src, src2, Adest

b7							b0	b7		b0 b7							b0
1	1	1	1	1	1	0	1	0	1	0	0	а	1	1	0	rs[3:0]	rs2[3:0]

а	Adest	rs[3:0]/rs2[3:0]	src/src2	
0b	A0	0000b to 1111b	Rs/Rs2	R0 (SP) to R15
1b	A1			



### **MSBLO**

### Code Size

Syntax	src	src2	Adest	Code Size (Byte)
(1) MSBLO src, src2, Adest	Rs	Rs2	A0, A1	3

### (1) MSBLO src, src2, Adest

b7							b0	b7			b0						
1	1	1	1	1	1	0	1	0	1	0	0	а	1	0	1	rs[3:0]	rs2[3:0]

а	Adest	rs[3:0]/rs2[3:0]	src/src2	
0b	A0	0000b to 1111b	Rs/Rs2	R0 (SP) to R15
1b	A1			

## MUL

#### Section 4 Instruction Code

## **MSBLO**

### MUL

### Code Size


Syntax		src	src2	dest	Code Size (Byte)
(1) MUL	src, dest	#UIMM:4	-	Rd	2
(2) MUL	src, dest	#SIMM:8	-	Rd	3
		#SIMM:16	-	Rd	4
		#SIMM:24	-	Rd	5
		#IMM:32	-	Rd	6
(3) MUL	src, dest	Rs	-	Rd	2
		[Rs].memex	-	Rd	2 (memex == UB) 3 (memex != UB)
		dsp:8[Rs].memex	-	Rd	3 (memex == UB) 4 (memex != UB)
		dsp:16[Rs].memex	-	Rd	4 (memex == UB) 5 (memex != UB)
(4) MUL	src, src2, dest	Rs	Rs2	Rd	3

#### (1) MUL src, dest

imm[3:0]		src	rd[3:0]		dest
0000b to 1111b	#UIMM:4	0 to 15	0000b to 1111b	Rd	R0 (SP) to R15



#### MUL src, dest (2)



mi[1:0]	memex	ld[1:0]	src
00b	В	11b	Rs
01b	W	00b	[Rs]
10b	L	01b	dsp:8[Rs]
11b	UW	10b	dsp:16[Rs]

	src/dest
Rs/Rd	R0 (SP) to R15
	Rs/Rd

(4) MUL src, src2, dest

b7							b0	b7				b0	b0_b7			
1	1	1	1	1	1	1	1	0	0	1	1	rd[3:0]	rs[3:0]	rs2[3:0]		

rs[3:0]/rs2[3:0]/rd[3:0]	src/src2	/dest
0000b to 1111b	Rs/Rs2/Rd	R0 (SP) to R15


## MULHI

## MULHI

### Code Size

Syntax	src	src2	Adest	Code Size (Byte)
(1) MULHI src, src2, Adest	Rs	Rs2	A0, A1	3

#### (1) MULHI src, src2, Adest



а	Adest	rs[3:0]/rs2[3:0]	src/src2	
0b	A0	0000b to 1111b	Rs/Rs2	R0 (SP) to R15
1b	A1			

### MULLH

### MULLH

### Code Size

Syntax	src	src2	Adest	Code Size (Byte)
(1) MULLH src, src2, Adest	Rs	Rs2	A0, A1	3

### (1) MULLH src, src2, Adest

b7		b0 b7									b0	b7	b0				
1	1	1	1	1	1	0	1	0	0	0	0	а	0	1	0	rs[3:0]	rs2[3:0]

а	Adest	rs[3:0]/rs2[3:0]	src/src2	
0b	A0	0000b to 1111b	Rs/Rs2	R0 (SP) to R15
1b	A1			




## MULLO

## MULLO

### Code Size

Syntax	src	src2	Adest	Code Size (Byte)
(1) MULLO src, src2, Adest	Rs	Rs2	A0, A1	3

#### (1) MULLO src, src2, Adest



а	Adest	rs[3:0]/rs2[3:0]	src/src2	
0b	A0	0000b to 1111b	Rs/Rs2	R0 (SP) to R15
1b	A1			

### **MVFACGU**

## **MVFACGU**

### Code Size

Syntax	src	Asrc	dest	Code Size (Byte)
(1) MVFACGU src, Asrc, dest	#IMM:2	A0, A1	Rd	3

٦

#### (1) MVFACGU src, Asrc, dest

 b7
 b0
 b7
 b0
 b7
 b0
 b7
 b0
 b0
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 <th1</th>
 1
 1
 <th1<

а	Asrc	imm[1:0]	in	sr
0b	A0	00	00	#II
1b	A1	01	0	
		10	11	1

imm[1:0]	src	
00	#IMM:2	2
01		—
10		0
11		1

dest	
Rd	R0 (SP) to R15



## MVFACHI

### Code Size

а

0b

1b

Syntax	src	Asrc	dest	Code Size (Byte)
(1) MVFACHI src, Asrc, dest	#IMM:2	A0, A1	Rd	3

### (1) MVFACHI src, Asrc, dest

b	7							b0	b7						b0 b7	b0
1		1	1	1	1	1	0	1	0	0	0	1	1	1	1 [1] a [0] 0 0	rd[3:0]

	imm[1:0]	src			dest	
	00	#IMM:2	2		Rd	R0 (SP) to R15
	01		—			
	10		0			
	11		1	]		

### **MVFACLO**

Asrc

A0

A1

### **MVFACLO**

### Code Size

Syntax	src	Asrc	dest	Code Size (Byte)
(1) MVFACLO src, Asrc, dest	#IMM:2	A0, A1	Rd	3

#### (1) MVFACLO src, Asrc, dest

b7		b0 b7						b0 b7					b0						
1	1	1	1	1	1	0	1	0	0	0	1	1	1	1	imm [1] a	imm [0]	0	1	rd[3:0]

а	Asrc
0b	A0
1b	A1

imm[1:0]	src	·							
00	#IMM:2	2							
01		—							
10		0							
11		1							

dest	
Rd	R0 (SP) to R15



## **MVFACMI**

### Code Size

а

0b

1b

Syntax	src	Asrc	dest	Code Size (Byte)
(1) MVFACMI src, Asrc, dest	#IMM:2	A0, A1	Rd	3

#### (1) MVFACMI src, Asrc, dest

b7							b0	b7						b0 b7	b0
1	1	1	1	1	1	0	1	0	0	0	1	1	1	1 [1] a [0] 1 0	rd[3:0]

Asrc	imm[1:0]	src		]	dest	
A0	00	#IMM:2	2		Rd	R0 (SP) to R15
A1	01		—			
	10		0			
	11		1			


### **MVFC**

### **MVFC**

### **Code Size**

Syntax	src	dest	Code Size (Byte)
(1) MVFC src, dest	Rx	Rd	3

#### (1) MVFC src, dest



cr[3:0]		src
0000b	Rx	PSW
0001b		PC
0010b		USP
0011b		FPSW
0100b		Reserved
0101b		Reserved
0110b		Reserved
0111b		Reserved
1000b		BPSW
1001b		BPC
1010b		ISP
1011b		FINTV
1100b		INTB
1101b		EXTB
1110b to 1111b		Reserved

rd[3:0]		dest
0000b to 1111b	Rd	R0 (SP) to R15
		•



## **MVTACGU**

## MVTACGU

### Code Size

Syntax	src	Adest	Code Size (Byte)
(1) MVTACGU src, Adest	Rs	A0, A1	3

(1) MVTACGU src, Adest

 b7
 b0
 b7
 b0
 b7
 b0

 1
 1
 1
 1
 0
 1
 0
 1
 1
 1
 1
 1
 1
 1
 0
 1
 0
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1</

а	Adest	rs[3:0]		SIC
0b	A0	0000b to 1111b	Rs	R0 (SP) to R15
1b	A1			

## **MVTACHI**

### **MVTACHI**

### Code Size

Syntax	src	Adest	Code Size (Byte)
(1) MVTACGU src, Adest	Rs	A0, A1	3

(1) MVTACHI src, Adest

 b7
 b0
 b7
 b0
 b7
 b0
 condition
 conditingit is and if is and if is and i

а	Adest	
0b	A0	
1b	A1	

rs[3:0]	SIC
0000b to 1111b	Rs R0 (SP) to R15



### **MVTACLO**

## **MVTACLO**

### Code Size

Syntax	src	Adest	Code Size (Byte)
(1) MVTACLO src, Adest	Rs	A0, A1	3

(1) MVTACLO src, Adest

 b7
 b0
 b7
 b0
 b7
 b0

 1
 1
 1
 1
 0
 1
 0
 1
 1
 1
 1
 rs[3:0]

а	Adest	rs[3:0]		src
0b	A0	0000b to 1111b	Rs	R0 (SP) to R15
1b	A1			



### **MVTC**

### Code Size

Syntax	src	dest	Code Size (Byte)
(1) MVTC src, dest	#SIMM:8	Rx	4
	#SIMM:16	Rx	5
	#SIMM:24	Rx	6
	#IMM:32	Rx	7
(2) MVTC src, dest	Rs	Rx	3

#### (1) MVTC src, dest

b7							b0	b7		b0 b7						b0			
1	1	1	1	1	1	0	1	0	1	1	1	li[1:0]	1	1	0	0	0	0	cr[3:0]

I	i[1:0]		
/	01b	#SIMM:8	
/	10b	#SIMM:16	
\	11b	#SIMM:24	
$\langle$	00b	#IMM:32	/


li[1:0]	src
01b	#SIMM:8
10b	#SIMM:16
11b	#SIMM:24
00b	#IMM:32

cr[3:0]		dest
0000b	Rx	PSW
0001b		Reserved
0010b		USP
0011b		FPSW
0100b		Reserved
0101b		Reserved
0110b		Reserved
0111b		Reserved
1000b		BPSW
1001b		BPC
1010b		ISP
1011b		FINTV
1100b		INTB
1101b		EXTB
1110b to 1111b		Reserved

## **MVTC**



#### (2) MVTC src, dest



cr[3:0]		dest
0000b	Rx	PSW
0001b		Reserved
0010b		USP
0011b		FPSW
0100b		Reserved
0101b		Reserved
0110b		Reserved
0111b		Reserved
1000b		BPSW
1001b		BPC
1010b		ISP
1011b		FINTV
1100b		INTB
1101b		EXTB
1110b to 1111b		Reserved

rs[3:0]		src
0000b to 1111b	Rs	R0 (SP) to R15

### **MVTIPL**

### Code Size

Syntax	src	Code Size (Byte)
(1) MVTIPL src	#IMM:4	3

#### (1) MVTIPL src

b7							b0	b7		b0 b7							b0			
0	1	1	1	0	1	0	1	0	1	1	1	0	0	0	0	0	0	0	0	imm[3:0]

imm[3:0]	#IMM:4
0000b to 1111b	0 to 15


### **MVTIPL**



## NEG

Syntax		src	dest	Code Size (Byte)
(1) NEG	dest	-	Rd	2
(2) NEG	src, dest	Rs	Rd	3

#### (1) NEG dest



rd[3:0]	dest					
0000b to 1111b	Rd	R0 (SP) to R15				

(2) NEG src, dest

b7	b0 b7							b0 b7					b0				
1	1	1	1	1	1	0	0	0	0	0	0	0	1	1	1	rs[3:0]	rd[3:0]


rs[3:0]/rd[3:0]	src/dest					
0000b to 1111b	Rs/Rd	R0 (SP) to R15				


### NOP

### Code Size

Syntax	Code Size (Byte)					
(1) NOP	1					

(1) NOP





### NEG



NOP

# NOT

## NOT

### **Code Size**

Syntax		src	dest	Code Size (Byte)
(1) NOT	dest	-	Rd	2
(2) NOT	src, dest	Rs	Rd	3

#### (1) NOT dest

b7							b0	b7				b0
0	1	1	1	1	1	1	0	0	0	0	0	rd[3:0]

rd[3:0]	dest					
0000b to 1111b	Rd	R0 (SP) to R15				

#### (2) NOT src, dest

b7		b0 b7						b0 b7				b0					
1	1	1	1	1	1	0	0	0	0	1	1	1	0	1	1	rs[3:0]	rd[3:0]

rs[3:0]/rd[3:0]	src/dest					
0000b to 1111b	Rs/Rd	R0 (SP) to R15				



# OR

### Code Size


Syntax		src	src2	dest	Code Size (Byte)
(1) OR	src, dest	#UIMM:4	-	Rd	2
(2) OR	src, dest	#SIMM:8	-	Rd	3
		#SIMM:16	-	Rd	4
		#SIMM:24	-	Rd	5
		#IMM:32	-	Rd	6
(3) OR	src, dest	Rs	-	Rd	2
		[Rs].memex	-	Rd	2 (memex == UB) 3 (memex != UB)
		dsp:8[Rs].memex	-	Rd	3 (memex == UB) 4 (memex != UB)
		dsp:16[Rs].memex	-	Rd	4 (memex == UB) 5 (memex != UB)
(4) OR	src, src2, dest	Rs	Rs2	Rd	3

#### (1) OR src, dest

b7							b0	b7	b0
0	1	1	0	0	1	0	1	imm[3:0]	rd[3:0]

imm[3:0]		src	[	rd[3:0]		dest
0000b to 1111b	#UIMM:4	0 to 15		0000b to 1111b	Rd	R0 (SP) to R15

#### (2) OR src, dest



li[1:0]	src
01b	#SIMM:8
10b	#SIMM:16
11b	#SIMM:24
00b	#IMM:32

rd[3:0]		dest
0000b to 1111b	Rd	R0 (SP) to R15

#### (3) OR src, dest When memex == UB of

When memex == UB or src == Rs	
b7     b0     b7     b0       0     1     0     1     Id[1:0]     rs[3:0]     rd[3:0]	Id[1:0]     src       11b     None       00b     None       01b     dsp:8       10b     dsp:16
When memex != UB	
b7     memex     b0     b7     b0     b7       0     0     0     0     1     1     0     mi[1:0]     0     1     0     1     Id[1:0]	r         b0         Id[1:0]         src           _rs[3:0]         _rd[3:0]         11b         None           00b         None         01b         dsp:8           10b         dsp:16         10b         dsp:16

mi[1:0]	memex	ld[1:0]	src	rs[3:0]/rd[3:0]		src/dest
00b	В	11b	Rs	0000b to 1111b	Rs/Rd	R0 (SP) to R15
01b	W	00b	[Rs]			
10b	L	01b	dsp:8[Rs]			
11b	UW	10b	dsp:16[Rs]			

#### (4) OR src, src2, dest

b7							b0	b7				b0		
1	1	1	1	1	1	1	1	0	1	0	1	rd[3:0]	rs[3:0]	rs2[3:0]

rs[3:0]/rs2[3:0]/rd[3:0]	src/src	:2/dest
0000b to 1111b	Rs/Rs2/Rd	R0 (SP) to R15

### POP

### POP

### Code Size

Syntax		dest	Code Size (Byte)
(1) POP	dest	Rd	2

#### (1) POP dest

b7							b0	b7				b0
0	1	1	1	1	1	1	0	1	0	1	1	rd[3:0]

rd[3:0]		dest
0000b to 1111b	Rd	R0 (SP) to R15



### POPC

### **Code Size**

Syntax		dest	Code Size (Byte)
(1) POPC	dest	Rx	2

#### (1) POPC dest

b7							b0	b7				b0
0	1	1	1	1	1	1	0	1	1	1	0	cr[3:0]

cr[3:0]		dest
0000b	Rx	PSW
0001b		Reserved
0010b		USP
0011b		FPSW
0100b		Reserved
0101b		Reserved
0110b		Reserved
0111b		Reserved
1000b		BPSW
1001b		BPC
1010b		ISP
1011b		FINTV
1100b		INTB
1101b	1	EXTB
1110b to 1111b		Reserved

### POPM

### POPM


### Code Size

Syntax	dest	dest2	Code Size (Byte)
(1) POPM dest-dest2	Rd	Rd2	2

#### (1) POPM dest-dest2

b	7							b0	b7	b0
	)	1	1	0	1	1	1	1	rd[3:0]	rd2[3:0]

rd[3:0]	dest			rd2[3:0]		dest2
0001b to 1110b	Rd	R1 to R14		0010b to 1111b	Rd2	R2 to R15



### POPC



## PUSH

### Code Size

Syntax	src	Code Size (Byte)
(1) PUSH.size src	Rs	2
(2) PUSH.size src	[Rs]	2
	dsp:8[Rs]	3
	dsp:16[Rs]	4

### (1) PUSH.size src

b7 b0 b7 b0 0 1 1 1 1 1 1 0 1 0 sz[1:0] rs[3:0]

sz[1:0]	Size	rs[3:0]		src
00b	В	0000b to 1111b	Rs	R0 (SP) to R15
01b	W			
10b	L			

#### (2) PUSH.size src

b7				b0 b7 b0						ld[1:0]		S	
1	1	1	1	0	1	ld[1:0]	rs[3:0]	1	0	sz[1:0]	00ь	None	
											01b	dsp:8	_

ld[1:0]		src	
00b	None		\
01b	dsp:8		
10b	dsp:16		
\			

ld[1:0]	src	rs[3:0]		src		sz[1:0]	Size
00b	[Rs]	0000b to 1111b	Rs	R0 (SP) to R15		00b	В
01b	dsp:8[Rs]				-	01b	W
10b	dsp:16[Rs]					10b	L

## PUSH



### PUSHC

### Code Size

Syntax	src	Code Size (Byte)
(1) PUSHC src	Rx	2

### (1) PUSHC src

b7							b0	b7				b0
0	1	1	1	1	1	1	0	1	1	0	0	cr[3:0]

cr[3:0]		src
0000b	Rx	PSW
0001b		PC
0010b		USP
0011b		FPSW
0100b		Reserved
0101b		Reserved
0110b		Reserved
0111b		Reserved
1000b		BPSW
1001b		BPC
1010b		ISP
1011b		FINTV
1100b	1	INTB
1101b		EXTB
1110b to 1111b		Reserved

## PUSHM

### Code Size

Syntax	src	src2	Code Size (Byte)
(1) PUSHM src-src2	Rs	Rs2	2

#### (1) PUSHM src-src2

b7							b0	b7	b0
0	1	1	0	1	1	1	0	rs[3:0]	rs2[3:0]

rs[3:0]	src		rs2[3:0]		src2
0001b to 1110b	Rs	R1 to R14	0010b to 1111b	Rs2	R2 to R15



## PUSHC



### PUSHM

## RACL

### Code Size

Syntax	src	Adest	Code Size (Byte)
(1) RACL src, Adest	#IMM:1 (IMM:1 = 1, 2)	A0, A1	3

### (1) RACL src, Adest

b7							b0	b7							b0	b7							b0
1	1	1	1	1	1	0	1	0	0	0	1	1	0	0	1	а	0	0	imm	0	0	0	0

а	Adest	imm		src/src2
0b	A0	0b,1b	#IMM:1	1, 2
1b	A1			

### RACW

### Section 4 Instruction Code

### RACL

### RACW

### Code Size

Syntax		src	Adest	Code Size (Byte)
(1) RACW	src, Adest	#IMM:1	A0, A1	3

#### (1) RACW src, Adest

b7							b0	b7							b0	b7							b0
1	1	1	1	1	1	0	1	0	0	0	1	1	0	0	0	0	0	0	imm	0	0	0	0

а	Adest	imm	src/src2					
0b	A0	0b, 1b	#IMM:1	1, 2				
1b	A1							



## RDACL

### Code Size

Syntax	src	Adest	Code Size (Byte)
(1) RDACL src, Adest	#IMM:1 (IMM:1 = 1, 2)	A0, A1	3

### (1) RDACL src, Adest

b7							b0	b7							b0	b7							b0
1	1	1	1	1	1	0	1	0	0	0	1	1	0	0	1	а	1	0	imm	0	0	0	0

а	Adest	imm		src/src2
0b	A0	0b,1b	#IMM:1	1, 2
1b	A1			

### RDACW

### Section 4 Instruction Code

## RDACL

### **RDACW**

### Code Size

Syntax	src	Adest	Code Size (Byte)			
(1) RDACW src, Adest	#IMM:1 (IMM:1 = 1, 2)	A0, A1	3			

#### (1) RDACW src, Adest

 b7
 b0
 b7
 b0
 b7
 b0

 1
 1
 1
 1
 0
 1
 0
 0
 0
 1
 1
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0</

а	Adest	imm		src/src2
0b	A0	0b, 1b	#IMM:1	1, 2
1b	A1			



## REVL

### Code Size

Syntax	src	dest	Code Size (Byte)
(1) REVL src, dest	Rs	Rd	3

### (1) REVL src, dest

b7		b0 b7								b0 b7					b0		
1	1	1	1	1	1	0	1	0	1	1	0	0	1	1	1	rs[3:0]	rd[3:0]

rs[3:0]/rd[3:0]	5	src/dest
0000b to 1111b	Rs/Rd	R0 (SP) to R15

### REVW


### Code Size

Syntax	src	dest	Code Size (Byte)
(1) REVW src, dest	Rs	Rd	3

### (1) REVW src, dest

b7					b0 b7										b0		
1	1	1	1	1	1	0	1	0	1	1	0	0	1	0	1	rs[3:0]	rd[3:0]

rs[3:0]/rd[3:0]		src/dest
0000b to 1111b	Rs/Rd	R0 (SP) to R15



## REVL

**REVW** 

RENESAS
---------

## RMPA

### Code Size

Syntax	Size	Code Size (Byte)				
(1) RMPA.size	В	2				
	W	2				
	L	2				

#### (1) RMPA.size

b7		b0 b7									b0			
0	1	1	1	1	1	1	1	1	0	0	0	1	1	sz[1:0]

sz[1:0]	Size
00b	В
01b	W
10b	L

## ROLC

### Code Size

Syntax	dest	Code Size (Byte)
(1) ROLC dest	Rd	2

### (1) ROLC dest

b7							b0	b7				b0
0	1	1	1	1	1	1	0	0	1	0	1	rd[3:0]

rd[3:0]	dest					
0000b to 1111b	Rd	R0 (SP) to R15				



### **RMPA**

ROLC



## RORC

### Code Size

Syntax	dest	Code Size (Byte)
(1) RORC dest	Rd	2

### (1) RORC dest

b	07							b0	b7				b0
	0	1	1	1	1	1	1	0	0	1	0	0	rd[3:0]


rd[3:0]	dest					
0000b to 1111b	Rd	R0 (SP) to R15				

## ROTL

### Code Size

Syntax	src	dest	Code Size (Byte)
(1) ROTL src, dest	#IMM:5	Rd	3
(2) ROTL src, dest	Rs	Rd	3

### (1) ROTL src, dest



imm[4:0]	src		rd[3:0]	dest		
00000b to 11111b	#IMM:5	0 to 31	0000b to 1111b	Rd	R0 (SP) to R15	

(2) ROTL src, dest

b7							b0	b7							b0	b7	b0
1	1	1	1	1	1	0	1	0	1	1	0	0	1	1	0	rs[3:0]	rd[3:0]

rs[3:0]/rd[3:0]	src/dest				
0000b to 1111b	Rs/Rd	R0 (SP) to R15			

## RORC

ROTL




## ROTR

## ROTR

### Code Size

Syntax	src	dest	Code Size (Byte)
(1) ROTR src, dest	#IMM:5	Rd	3
(2) ROTR src, dest	Rs	Rd	3

#### (1) ROTR src, dest



imm[4:0]	src		rd[3:0]	dest	
00000b to 11111b	#IMM:5	0 to 31	0000b to 1111b	Rd	R0 (SP) to R15

#### (2) ROTR src, dest

b7							b0	b7							b0	b7	b0
1	1	1	1	1	1	0	1	0	1	1	0	0	1	0	0	rs[3:0]	rd[3:0]

rs[3:0]/rd[3:0]	src/dest					
0000b to 1111b	Rs/Rd	R0 (SP) to R15				



### ROUND

### Code Size

Syntax	SrC	dest	Code Size (Byte)
(1) ROUND src, dest	Rs	Rd	3
	[Rs].L	Rd	3
	dsp:8[Rs].L	Rd	4
	dsp:16[Rs].L	Rd	5

### (1) ROUND src, dest

b7							b0	b7						b0	b7	b0
1	1	1	1	1	1	0	0	1	0	0	1	1	0	ld[1:0]	rs[3:0]	rd[3:0]

lo	d[1:0	] :	src	
/	11b	None		
/	00b	None		
	01b	dsp:8	]	
/	10b	dsp:16		/

ld[1:0]	src
11b	Rs
00b	[Rs]
01b	dsp:8[Rs]
10b	dsp:16[Rs]


rs[3:0]/rd[3:0]	src/dest					
0000b to 1111b	Rs/Rd	R0 (SP) to R15				

## RTE

### **Code Size**

Syntax	Code Size (Byte)
(1) RTE	2

(1) RTE



## ROUND



**RTE** 

## RTFI

### Code Size

Syntax	Code Size (Byte)
(1) RTFI	2

### (1) RTFI

b7							b0	b7							b0	_
0	1	1	1	1	1	1	1	1	0	0	1	0	1	0	0	

### RTS

### Code Size

Syntax	Code Size (Byte)
(1) RTS	1

### (1) RTS

b7							b0
0	0	0	0	0	0	1	0


## RTSD

### Code Size

Syntax		src	dest	dest2	Code Size (Byte)
(1) RTSD	SIC	#UIMM:8	-	-	2
(2) RTSD	src, dest-dest2	#UIMM:8	Rd	Rd2	3

RENESAS


(1) RTSD src



### (2) RTSD src, dest-dest2

b7							b0	b7	b0	src
0	0	1	1	1	1	1	1	rd[3:0]	rd2[3:0]	#UIMM:8

rd[3:0]/rd2[3:0]	dest/dest2					
0001b to 1111b	Rd/Rd2	R1 to R15				



## RTFI

R	S

**RTSD** 

## SAT

### Code Size

Syntax	dest	Co	ode Size (Byte)
(1) SAT d	est Rd	2	

### (1) SAT dest

b7							b0	b7				b0
0	1	1	1	1	1	1	0	0	0	1	1	rd[3:0]

rd[3:0]	dest				
0000b to 1111b	Rd	R0 (SP) to R15			

## SATR

### Code Size

Syntax	Code Size (Byte)
(1) SATR	2

### (1) SATR

b7							b0	b7							b0	_
0	1	1	1	1	1	1	1	1	0	0	1	0	0	1	1	



## SAT

# SBB

### Code Size

Syntax		src	dest	Code Size (Byte)
(1) SBB	src, dest	Rs	Rd	3
(2) SBB src, dest		[Rs].L	Rd	4
		dsp:8[Rs].L	Rd	5
		dsp:16[Rs].L	Rd	6


### (1) SBB src, dest

b7							b0	b7						b0	b7	b0
1	1	1	1	1	1	0	0	0	0	0	0	0	0	ld[1:0]	rs[3:0]	rd[3:0]

ld[1:0]	src	rs[3:0]/rd[3:0]		src/dest
11b	Rs	0000b to 1111b	Rs/Rd	R0 (SP) to R15

### (2) SBB src, dest

0 0 0 0 0 0 1 1 0 1 0 1 0 0 0 Id[1:0] 0 0 0 0 0 0 0 0 rs[3:0]	rd[3:0]



ld[1:0]	src	
00b	[Rs]	] [
01b	dsp:8[Rs]	] -
10b	dsp:16[Rs]	

rs[3:0]/rd[3:0]		src/dest
0000b to 1111b	Rs/Rd	R0 (SP) to R15



SBB


## **SCCnd**

### Code Size

Syntax	Size	dest	Code Size (Byte)
(1) SCCnd.size dest	L	Rd	3
	B/W/L	[Rd]	3
	B/W/L	dsp:8[Rd]	4
	B/W/L	dsp:16[Rd]	5

### (1) SCCnd.size dest

_	b7							b0 b7					b0 b7			b0
	1	1	1	1	1	1	0	0	1	1	0	1	sz[1:0]	ld[1:0]	rd[3:0]	cd[3:0]
Ľ							-	-			-					



sz[1:0]	Size		ld[1:0]	dest
00b	В		11b	Rd
01b	W		00b	[Rd]
10b	L		01b	dsp:8[Rd]
		•	10b	dsp:16[Rd]

rd[3:0]		dest
0000b to 1111b	Rd	R0 (SP) to R15


cd[3:0]	SCCnd	cd[3:0]	SCCnd
0000b	SCEQ, SCZ	1000b	SCGE
0001b	SCNE, SCNZ	1001b	SCLT
0010b	SCGEU, SCC	1010b	SCGT
0011b	SCLTU, SCNC	1011b	SCLE
0100b	SCGTU	1100b	SCO
0101b	SCLEU	1101b	SCNO
0110b	SCPZ	1110b	Reserved
0111b	SCN	1111b	Reserved

## SCMPU

### **Code Size**

Syntax	Code Size (Byte)
(1) SCMPU	2

### (1) SCMPU



**SCMPU** 

## **SC**Cnd

# SETPSW

### Code Size

Syntax	dest	Code Size (Byte)
(1) SETPSW dest	flag	2

### (1) SETPSW dest

b	7							b0	b7				b0
0	1	1	1	1	1	1	1	1	1	0	1	0	cb[3:0]

cb[3:0]		dest
0000b	flag	С
0001b		Z
0010b		S
0011b		0
0100b		Reserved
0101b		Reserved
0110b		Reserved
0111b		Reserved
1000b		I
1001b		U
1010b		Reserved
1011b		Reserved
1100b		Reserved
1101b		Reserved
1110b		Reserved
1111b		Reserved

# SETPSW



# SHAR

# SHAR

### Code Size

Syntax		src	src2	dest	Code Size (Byte)
(1) SHAR s	src, dest	#IMM:5	-	Rd	2
(2) SHAR s	src, dest	Rs	-	Rd	3
(3) SHAR s	src, src2, dest	#IMM:5	Rs	Rd	3

### (1) SHAR src, dest

b7	7 b0 b7							b0
0	1	1	0	1	0	1	imm[4:0]	rd[3:0]

imm[4:0]		src	rd[3:0]		dest
00000b to 11111b	#IMM:5	0 to 31	0000b to 1111b	Rd	R0 (SP) to R15

### (2) SHAR src, dest

b7		b0 b7							b0 b7			b0					
1	1	1	1	1	1	0	1	0	1	1	0	0	0	0	1	rs[3:0]	rd[3:0]

rs[3:0]/rd[3:0]		src/dest
0000b to 1111b	Rs/Rd	R0 (SP) to R15

### (3) SHAR src, src2, dest

b7							b0	b7			b0	b7	b0
1	1	1	1	1	1	0	1	1	0	1	imm[4:0]	rs2[3:0]	rd[3:0]

imm[4:0]		src	rs2[3:0]/rd[3:0]	9	src2/dest
00000b to 11111b	#IMM:5	0 to 31	0000b to 1111b	Rs/Rd	R0 (SP) to R15



# SHLL

Section 4 Instruction Code

# SHLL

Syntax	src	src2	dest	Code Size (Byte)
(1) SHLL src, dest	#IMM:5	-	Rd	2
(2) SHLL src, dest	Rs	_	Rd	3
(3) SHLL src, src2, dest	#IMM:5	Rs	Rd	3

### (1) SHLL src, dest

b7							b0 b7	b0
0	1	1	0	1	1	0	imm[4:0]	rd[3:0]

imm[4:0]		src	rd[3:0]		dest
00000b to 11111b	#IMM:5	0 to 31	0000b to 1111b	Rd	R0 (SP) to R15

(2) SHLL src, dest

b7							b0	b7				b0 b7					b0	
1	1	1	1	1	1	0	1	0	1	1	0	0	0	1	0	rs[3:0]	rd[3:0]	

rs[3:0]/rd[3:0]		src/dest
0000b to 1111b	Rs/Rd	R0 (SP) to R15

### (3) SHLL src, src2, dest

b7							b0	b7			b0	b7	b0
1	1	1	1	1	1	0	1	1	1	0	imm[4:0]	rs2[3:0]	rd[3:0]

imm[4:0]		src	rs2[3:0]/rd[3:0]	s	rc2/dest
00000b to 11111b	#IMM:5	0 to 31	0000b to 1111b	Rs/Rd	R0 (SP) to R15



# SHLR

# SHLR

Syntax	src	src2	dest	Code Size (Byte)
(1) SHLR src, dest	#IMM:5	-	Rd	2
(2) SHLR src, dest	Rs	-	Rd	3
(3) SHLR src, src2, dest	#IMM:5	Rs	Rd	3

### (1) SHLR src, dest

b7							b0 b7	b0
0	1	1	0	1	0	0	imm[4:0]	rd[3:0]

imm[4:0]		src	rd[3:0]		dest
00000b to 11111b	#IMM:5	0 to 31	0000b to 1111b	Rd	R0 (SP) to R15

### (2) SHLR src, dest

b7							b0	b7							b0	b7	b0	
1	1	1	1	1	1	0	1	0	1	1	0	0	0	0	0	rs[3:0]	rd[3:0]	

		)]/rd[3:0]	
0000b to 1111b Rs/Rd R0 (SP) to R1	15	o to 1111b	0000b to 1111b

### (3) SHLR src, src2, dest

b7							b0	b7			b0	b7	b0
1	1	1	1	1	1	0	1	1	0	0	imm[4:0]	rs2[3:0]	rd[3:0]

imm[4:0]		src	rs2[3:0]/rd[3:0]	s	rc2/dest
00000b to 11111b	#IMM:5	0 to 31	0000b to 1111b	Rs/Rd	R0 (SP) to R15



# SMOVB

### Code Size

Syntax	Code Size (Byte)
(1) SMOVB	2

### (1) SMOVB

b7							b0	b7							b0
0	1	1	1	1	1	1	1	1	0	0	0	1	0	1	1

# SMOVF

### **Code Size**

Syntax	Code Size (Byte)
(1) SMOVF	2

### (1) SMOVF


b7							b0	b7							b0
0	1	1	1	1	1	1	1	1	0	0	0	1	1	1	1

# SMOVU

### Code Size

Syntax	Code Size (Byte)
(1) SMOVU	2

### (1) SMOVU



# SMOVB

# SMOVF

# SMOVU



# SSTR

### Code Size

Syntax	Size	Processing Size	Code Size (Byte)
(1) SSTR.size	В	В	2
	W	W	2
	L	L	2

### (1) SSTR.size

b7			b0 b7									b0		
0	1	1	1	1	1	1	1	1	0	0	0	1	0	sz[1:0]

sz[1:0]	Size
00b	В
01b	W
10b	L


# STNZ

### **Code Size**

Syntax	src	dest	Code Size (Byte)
(1) STNZ src, dest	#SIMM:8	Rd	4
	#SIMM:16	Rd	5
	#SIMM:24	Rd	6
	#IMM:32	Rd	7
(2) STNZ src, dest	Rs	Rd	3

### (1) STNZ src, dest





li[1:0]	src
01b	#SIMM:8
10b	#SIMM:16
11b	#SIMM:24
00b	#IMM:32

rd[3:0]		dest
0000b to 1111b	Rd	R0 (SP) to R15

Section 4 Instruction Code



**STNZ** 

**STZ** 

### (2) STNZ src, dest

b7		b0 b7								b0 b7				b0			
1	1	1	1	1	1	0	0	0	1	0	0	1	0	1	1	rs[3:0]	rd[3:0]


rs[3:0/rd[3:0]	src/dest						
0000b to 1111b	Rs/Rd	R0 (SP) to R15					

# STZ

### Code Size

Syntax	src	dest	Code Size (Byte)
(1) STZ src, dest	#SIMM:8	Rd	4
	#SIMM:16	Rd	5
	#SIMM:24	Rd	6
	#IMM:32	Rd	7
(2) STZ src, dest	Rs	Rd	3

### (1) STZ src, dest



li[1:0]	src	
01b	#SIMM:8	
10b	#SIMM:16	
11b	#SIMM:24	
00b	#IMM:32	

li[1:0]	src	rd[3:0]	dest				
01b	#SIMM:8	0000b to 1111b	Rd R0 (SP) to R1	15			
10b	#SIMM:16						
11b	#SIMM:24						
00b	#IMM:32						

(2) STZ src, dest

b7		b0 b7								b0 b7				b0			
1	1	1	1	1	1	0	0	0	1	0	0	1	0	1	1	rs[3:0]	rd[3:0]

rs[3:0/rd[3:0]	src/dest						
0000b to 1111b	Rs/Rd	R0 (SP) to R15					

# SUB

**Code Size** 

# SUB

Code Size				
Syntax	src	src2	dest	Code Size (Byte)
(1) SUB src, dest	#UIMM:4	-	Rd	2
(2) SUB src, dest	Rs	-	Rd	2
	[Rs].memex	-	Rd	2 (memex == UB)
	dan (IDal mamay		Dd	3 (memex != UB)
	dsp:8[Rs].memex	-	Rd	3 (memex == UB) 4 (memex != UB)
	dsp:16[Rs].memex	_	Rd	4 (memex == UB)
				5 (memex != UB)
(3) SUB src, src2, dest	Rs	Rs2	Rd	3
(1) SUB src, dest				
b7 b0 b7	b0			
	3:0] rd[3:0]			
	1		i	
imm[3:0]	src	rd[3:0]		dest
0000b to 1111b #UIMM:4	0 to 15	0000b to 1	I111b Rd	R0 (SP) to R15
When memex == UB or src == $\begin{bmatrix} b7 & b0 & b7 \\ \hline 0 & 1 & 0 & 0 & 0 & 0 &  d[1:0] & rs \end{bmatrix}$ When memex != UB	b0 s[3:0] rd[3:0]	00b No 01b dsp	SFC one p:8 p:16	
b7 memex b0 b7	b0 b7		b0	ld[1:0] src
0 0 0 0 0 0 1 1 0 mi[1:0	0 0 0 0 0 Id[1:0]	rs[3:0]	rd[3:0]	11b None 00b None
				01b dsp:8
				10b dsp:16
				( Lash. 10
mi[1:0] memex Id[1:0	0] src	rs[3:0]/rd[3:	:01	src/dest
00b B 11b	-	0000b to 111		R0 (SP) to R15
01b W 00b	[Rs]			
10b L 01b	dsp:8[Rs]			
11b UW 10b	dsp:16[Rs]			
	I			
(3) SUB src, src2, dest				
b7 b0 b7 1 1 1 1 1 1 1 1 0 0	b0 b7 0 0 rd[3:0] rs[3:	:0] rs2[3	b0	
		-, , , , , , , , , , , , , , , , , , ,		
			_	
rs[3:0]/rs2[3:0]/rd[3:0]	src/src2/dest			

rs[3:0]/rs2[3:0]/rd[3:0]	src/src2/dest						
0000b to 1111b	Rs/Rs2/Rd	R0 (SP) to R15					



# **SUNTIL**

### **Code Size**

Syntax	Size	Processing Size	Code Size (Byte)		
(1) SUNTIL.size	В	В			
	W	W	2		
	L	L	2		

### (1) SUNTIL.size

b7		b0 b7 b0											b0	
0	1	1	1	1	1	1	1	1	0	0	0	0	0	sz[1:0]

sz[1:0]	Size
00b	В
01b	W
10b	L

# **SWHILE**

### **Code Size**

Syntax	Size	Processing Size	Code Size (Byte)
(1) SWHILE.size	В	В	2
	W	W	2
	L	L	2

### (1) SWHILE.size

b7 b0 b7									b0						
	0	1	1	1	1	1	1	1	1	0	0	0	0	1	sz[1:0]

sz[1:0]	Size
00b	В
01b	W
10b	L

Nov 12, 2013

# **SUNTIL**

**SWHILE** 

R01US0071EJ0100 Rev.1.00	RENESAS
Nov 12 2013	

# TST

### **Code Size**

Syntax		src	src2	Code Size (Byte)
(1) TST	src, src2	#SIMM:8	Rs	4
		#SIMM:16	Rs	5
		#SIMM:24	Rs	6
		#IMM:32	Rs	7
(2) TST	src, src2	Rs	Rs2	3
		[Rs].memex	Rs2	3 (memex == UB) 4 (memex != UB)
		dsp:8[Rs].memex	Rs2	4 (memex == UB) 5 (memex != UB)
		dsp:16[Rs].memex	Rs2	5 (memex == UB) 6 (memex != UB)

### (1) TST src, src2




li[1:0]	SIC	
016	#SIMM:8	
10b	#SIMM:16	
11b	#SIMM:24	
00b	#IMM:32	/

li[1:0]	src	rs2[3:0]	
01b	#SIMM:8	0000b to 11	11b Rs
10b	#SIMM:16		
11b	#SIMM:24		
00b	#IMM:32		

### (2) TST src, src2

Nov 12, 2013



src2

R0 (SP) to R15

TST




# UTOF


### Code Size

Syntax	src	dest	Code Size (Byte)
(1) UTOF src, dest	Rs	Rd	3
	[Rs].memex	Rd	3 (memex == UB) 4 (memex != UB)
	dsp:8[Rs].memex	Rd	4 (memex == UB) 5 (memex != UB)
	dsp:16[Rs].memex	Rd	5 (memex == UB) 6 (memex != UB)

### (1) UTOF src, dest



### When memex != UB



mi[1:0]	memex	ld[1:0]	src	rs[3:0]/rd[3:0]	src/dest	
00b	В	11b	Rs	0000b to 1111b	Rs/Rd	R0 (SP) to R15
01b	W	00b	[Rs]			
10b	L	01b	dsp:8[Rs]			
11b	UW	10b	dsp:16[Rs]			

# UTOF



# WAIT

### Code Size

Syntax	Code Size (Byte)
(1) WAIT	2

### (1) WAIT

b	o7							b0	b7							b0
	0	1	1	1	1	1	1	1	1	0	0	1	0	1	1	0

# XCHG

# XCHG

### Code Size

Syntax	src	dest	Code Size (Byte)
(1) XCHG src, dest	Rs	Rd	3
	[Rs].memex	Rd	3 (memex == UB) 4 (memex != UB)
	dsp:8[Rs].memex	Rd	4 (memex == UB) 5 (memex != UB)
	dsp:16[Rs].memex	Rd	5 (memex == UB) 6 (memex != UB)


### (1) XCHG src, dest

When memex != UB

memex

b7

When memex == UB or src == Rs




b0 b7

None dsp:8 dsp:16

rd[3:0]

<u>b</u>0



mi[1:0]	memex	]	ld[1:0]	src
00b	В		11b	Rs
01b	W		00b	[Rs]
10b	L		01b	dsp:8[Rs]
11b	UW	]	10b	dsp:16[Rs]

R01US0071EJ0100 Rev.1.00

Nov 12, 2013

b0 b7

rs[3:0]/rd[3:0]	src/dest	
0000b to 1111b	Rs/Rd R0 (SP) to R15	

rs[3:0]

b0 b7

0

Section 4 Instruction Code

WAIT

0 0 0 0 0 1 1 0 mi[1:0] 1 0 0 1[1:0] 0 0 0 0 0 0 0 0 0 1 0 0 0 0



# XOR

### **Code Size**

Syntax		src	dest	Code Size (Byte)
(1) XOR	src, dest	#SIMM:8	Rd	4
		#SIMM:16	Rd	5
		#SIMM:24	Rd	6
		#IMM:32	Rd	7
(2) XOR	src, dest	Rs	Rd	3
		[Rs].memex	Rd	3 (memex == UB) 4 (memex != UB)
		dsp:8[Rs].memex	Rd	4 (memex == UB) 5 (memex != UB)
		dsp:16[Rs].memex	Rd	5 (memex == UB) 6 (memex != UB)


### (1) XOR src, dest



li[1:0]	] src	
01b	#SIMM:8	
10b	#SIMM:16	
11b	#SIMM:24	
00b	#IMM:32	]/

li[1:0]	src	rd[3:0]	
01b	#SIMM:8	0000b to 1111	b
10b	#SIMM:16		
11b	#SIMM:24		
00b	#IMM:32		

### (2) XOR src, dest



dest

R0 (SP) to R15

Rd

mi[1:0]	memex	ld[1:0]	src
00b	В	11b	Rs
01b	W	00b	[Rs]
10b	L	01b	dsp:8[Rs]
11b	UW	10b	dsp:16[Rs]

rs[3:0]/rd[3:0]		src/dest
0000b to 1111b	Rs/Rd	R0 (SP) to R15

# XOR



### Section 5 EXCEPTIONS

### 5.1 Types of Exception

During the execution of a program by the CPU, the occurrence of certain events may necessitate suspending execution of the main flow of the program and starting the execution of another flow. Such events are called exceptions.

Figure 5.1 shows the types of exception.

The occurrence of an exception causes the processor mode to switch to supervisor mode.




Figure 5.1 Types of Exception



### 5.1.1 Undefined Instruction Exception

An undefined instruction exception occurs when execution of an undefined instruction (an instruction not implemented) is detected.

### 5.1.2 Privileged Instruction Exception

A privileged instruction exception occurs when execution of a privileged instruction is detected while operation is in user mode. Privileged instructions can only be executed in supervisor mode.

### 5.1.3 Access Exception

When it detects an error in memory access, the CPU generates an access exception. Detection of memory protection errors for memory protection units generates exceptions of two types: instruction-access exceptions and operand-access exceptions.

### 5.1.4 Floating-Point Exceptions

Floating-point exceptions include the five specified in the IEEE754 standard, namely overflow, underflow, inexact, division-by-zero, and invalid operation, and a further floating-point exception that is generated on the detection of unimplemented processing. The exception processing of floating-point exceptions is masked when the EX, EU, EZ, EO, or EV bit in FPSW is 0.

### 5.1.5 Reset

A reset through input of the reset signal to the CPU causes the exception handling. This has the highest priority of any exception and is always accepted.

### 5.1.6 Non-Maskable Interrupt

The non-maskable interrupt is generated by input of the non-maskable interrupt signal to the CPU and is only used when the occurrence of a fatal fault has been detected in the system. Never end the exception handling routine for the non-maskable interrupt with an attempt to return to the program that was being executed at the time of interrupt generation.

### 5.1.7 Interrupts

Interrupts are generated by the input of interrupt signals to the CPU. The interrupt with the highest priority can be selected for handling as a fast interrupt. In the case of the fast interrupt, hardware pre-processing and hardware post-processing are handled fast. The priority level of the fast interrupt is fifteen (the highest). The exception processing of interrupts is masked when the I bit in PSW is 0.

### 5.1.8 Unconditional Trap

An unconditional trap is generated when the INT or BRK instruction is executed.



### 5.2 Exception Handling Procedure

For exception handling, part of the processing is handled automatically by hardware and part is handled by a program (the exception handling routine) that has been written by the user. Figure 5.2 shows the handling procedure when an exception other than a reset is accepted.




Figure 5.2 Outline of the Exception Handling Procedure



When an exception is accepted, hardware processing by the RXv2 CPU is followed by vector table access to acquire the address of the branch destination. A vector address is allocated to each exception. The branch destination address of the exception handling routine for the given exception is written to each vector address.

Hardware pre-processing by the RXv2 CPU handles saving of the contents of the program counter (PC) and processor status word (PSW). In the case of the fast interrupt, the contents are saved in the backup PC (BPC) and the backup PSW (BPSW), respectively. In the case of other exceptions, the contents are preserved in the stack area. General purpose registers and control registers other than the PC and PSW that are to be used within the exception handling routine must be preserved on the stack by user program code at the start of the exception handling routine.

On completion of processing by most exception handling routine, registers preserved under program control are restored and the RTE instruction is executed to restore execution from the exception handling routine to the original program. For return from the fast interrupt, the RTFI instruction is used instead. In the case of the non-maskable interrupt, however, end the program or reset the system without returning to the original program.

Hardware post-processing by the RXv2 CPU handles restoration of the pre-exception contents of the PC and PSW. In the case of the fast interrupt, the contents of the BPC and BPSW are restored to the PC and PSW, respectively. In the case of other exceptions, the contents are restored from the stack area to the PC and PSW.



### 5.3 Acceptance of Exceptions

When an exception occurs, the CPU suspends the execution of the program and processing branches to the start of the exception handling routine.

### 5.3.1 Timing of Acceptance and Saved PC Value

Table 5.1 lists the timing of acceptance and program counter (PC) value to be saved for each type of exception event.

### Table 5.1 Timing of Acceptance and Saved PC Value

Exception		Type of Handling	Timing of Acceptance	Value Saved in the BPC/ on the Stack
Undefined	instruction exception	Instruction canceling type	During instruction execution	PC value of the instruction that is generated by the exception
Privileged	instruction exception	Instruction canceling type	During instruction execution	PC value of the instruction that is generated by the exception
Access ex	ception	Instruction canceling type	During instruction execution	PC value of the instruction that is generated by the exception
Floating-po	pint exceptions	Instruction canceling type	During instruction execution	PC value of the instruction that is generated by the exception
Reset		Program abandonment type	Any machine cycle	None
Non- maskable interrupt	During execution of the RMPA, SCMPU, SMOVB, SMOVF, SMOVU, SSTR, SUNTIL, and SWHILE instructions	Instruction suspending type	During instruction execution	PC value of the instruction being executed
	Other than the above	Instruction completion type	At the next break between instructions	PC value of the next instruction
Interrupts	During execution of the RMPA, SCMPU, SMOVB, SMOVF, SMOVU, SSTR, SUNTIL, and SWHILE instructions	Instruction suspending type	During instruction execution	PC value of the instruction being executed
	Other than the above	Instruction completion type	At the next break between instructions	PC value of the next instruction
Unconditio	nal trap	Instruction completion type	At the next break between instructions	PC value of the next instruction



### 5.3.2 Vector and Site for Preserving the PC and PSW

The vector for each type of exception and the site for preserving the contents of the program counter (PC) and processor status word (PSW) are listed in table 5.2.

### Table 5.2Vector and Site for Preserving the PC and PSW

Exception		Vector	Site for Preserving the PC and PSW
Undefined in	struction exception	Exception vector table	Stack
Privileged in:	struction exception	Exception vector table	Stack
Access exce	ption	Exception vector table	Stack
Floating-poir	it exceptions	Exception vector table	Stack
Reset		Exception vector table	Nowhere
Non-maskab	le interrupt	Exception vector table	Stack
Interrupts	Fast interrupt	FINTV	BPC and BPSW
	Other than the above	Interrupt vector table	Stack
Unconditiona	al trap	Interrupt vector table	Stack



### 5.4 Hardware Processing for Accepting and Returning from Exceptions

This section describes the hardware processing for accepting and returning from an exception other than a reset.

### (1) Hardware pre-processing for accepting an exception

### (a) Preserving the PSW

(For the fast interrupt)

 $PSW \rightarrow BPSW$ 

(For other exceptions)

 $PSW \rightarrow Stack area$ 

Note: The FPSW is not preserved by hardware pre-processing. Therefore, if this is used within the exception handling routine for floating-point instructions, the user should ensure that it is preserved in the stack area from within the exception handling routine.

### (b) Updating of the PM, U, and I bits in the PSW

I: Cleared to 0 U: Cleared to 0 PM: Cleared to 0

### (c) Preserving the PC

(For the fast interrupt) PC  $\rightarrow$  BPC (For other exceptions) PC  $\rightarrow$  Stack area

### (d) Set the branch-destination address of the exception handling routine in the PC

Processing is shifted to the exception handling routine by acquiring the vector corresponding to the exception and branching accordingly.

### (2) Hardware post-processing for executing RTE and RTFI instructions

### (a) Restoring the PSW

(For the fast interrupt) BPSW  $\rightarrow$  PSW (For other exceptions) Stack area  $\rightarrow$  PSW

### (b) Restoring the PC

(For the fast interrupt) BPC  $\rightarrow$  PC (For other exceptions) Stack area  $\rightarrow$  PC

(c) Clearing the LI flag



### 5.5 Hardware Pre-processing

The sequences of hardware pre-processing from reception of each exception request to execution of the associated exception handling routine are explained below.

### 5.5.1 Undefined Instruction Exception

- (1) The value of the processor status word (PSW) is saved on the stack (ISP).
- (2) The processor mode select bit (PM), the stack pointer select bit (U), and the interrupt enable bit (I) in the PSW are cleared to 0.
- (3) The value of the program counter (PC) is saved on the stack (ISP).
- (4) The vector is fetched from the value of EXTB + address 0000 005Ch.
- (5) The PC is set to the fetched address and processing branches to the start of the exception handling routine.

### 5.5.2 Privileged Instruction Exception

- (1) The value of the processor status word (PSW) is saved on the stack (ISP).
- (2) The processor mode select bit (PM), the stack pointer select bit (U), and the interrupt enable bit (I) in the PSW are cleared to 0.
- (3) The value of the program counter (PC) is saved on the stack (ISP).
- (4) The vector is fetched from the value of EXTB + address 0000 0050h.
- (5) The PC is set to the fetched address and processing branches to the start of the exception handling routine.

### 5.5.3 Access Exception

- (1) The value of the processor status word (PSW) is saved on the stack (ISP).
- (2) The processor mode select bit (PM), the stack pointer select bit (U), and the interrupt enable bit (I) in the PSW are cleared to 0.
- (3) The value of the program counter (PC) is saved on the stack (ISP).
- (4) The vector is fetched from the value of EXTB + address 0000 0054h.
- (5) The PC is set to the fetched address and processing branches to the start of the exception handling routine.

### 5.5.4 Floating-Point Exceptions

- (1) The value of the processor status word (PSW) is saved on the stack (ISP).
- (2) The processor mode select bit (PM), the stack pointer select bit (U), and the interrupt enable bit (I) in the PSW are cleared to 0.
- (3) The value of the program counter (PC) is saved on the stack (ISP).
- (4) The vector is fetched from the value of EXTB + address 0000 0064h.
- (5) The PC is set to the fetched address and processing branches to the start of the exception handling routine.

### 5.5.5 Reset

- (1) The control registers are initialized.
- (2) The address of the processing routine is fetched from the vector address, FFFFFFCh.
- (3) The PC is set to the fetched address.



### 5.5.6 Non-Maskable Interrupt

- (1) The value of the processor status word (PSW) is saved on the stack (ISP).
- (2) The processor mode select bit (PM), the stack pointer select bit (U), and the interrupt enable bit (I) in the PSW are cleared to 0.
- (3) If the interrupt was generated during the execution of an RMPA, SCMPU, SMOVB, SMOVF, SMOVU, SSTR, SUNTIL, or SWHILE instruction, the value of the program counter (PC) for that instruction is saved on the stack (ISP). For other instructions, the PC value of the next instruction is saved.
- (4) The processor interrupt priority level bits (IPL[3:0]) in the PSW are set to Fh.
- (5) The vector is fetched from the value of EXTB + address 0000 0078h.
- (6) The PC is set to the fetched address and processing branches to the start of the exception handling routine.

### 5.5.7 Interrupts

- (1) The value of the processor status word (PSW) is saved on the stack (ISP) or, for the fast interrupt, in the backup PSW (BPSW).
- (2) The processor mode select bit (PM), the stack pointer select bit (U), and the interrupt enable bit (I) in the PSW are cleared to 0.
- (3) If the interrupt was generated during the execution of an RMPA, SCMPU, SMOVB, SMOVF, SMOVU, SSTR, SUNTIL, or SWHILE instruction, the value of the program counter (PC) for that instruction is saved. For other instructions, the PC value of the next instruction is saved. Saving of the PC is in the backup PC (BPC) for fast interrupts and on the stack for other interrupts.
- (4) The processor interrupt priority level bits (IPL[3:0]) in the PSW indicate the interrupt priority level of the interrupt.
- (5) The vector for an interrupt source other than the fast interrupt is fetched from the interrupt vector table. For the fast interrupt, the address is fetched from the fast interrupt vector register (FINTV).
- (6) The PC is set to the fetched address and processing branches to the start of the exception handling routine.

### 5.5.8 Unconditional Trap

- (1) The value of the processor status word (PSW) is saved on the stack (ISP).
- (2) The processor mode select bit (PM), the stack pointer select bit (U), and the interrupt enable bit (I) in the PSW are cleared to 0.
- (3) The value of the program counter (PC) is saved on the stack (ISP).
- (4) For the INT instruction, the value at the vector corresponding to the INT instruction number is fetched from the interrupt vector table.

For the BRK instruction, the value at the vector from the start address is fetched from the interrupt vector table.

(5) The PC is set to the fetched address and processing branches to the start of the exception handling routine.



### 5.6 Return from Exception Handling Routines

Executing the instructions listed in table 5.3 at the end of the corresponding exception handling routines restores the values of the program counter (PC) and processor status word (PSW) that were saved on the stack or in control registers (BPC and BPSW) immediately before the exception handling sequence.

 Table 5.3
 Return from Exception Handling Routines

Exception		Instruction for Return
Undefined instruction exception		RTE
Privileged instruction exception		RTE
Access exception	n	RTE
Floating-point exceptions*		RTE
Reset		Return is impossible
Non-maskable in	nterrupt	Disabled
Interrupts	Fast interrupt	RTFI
	Other than the above	RTE
Unconditional trap		RTE

### 5.7 Order of Priority for Exceptions

The order of priority for exceptions is given in table 5.4. When multiple exceptions are generated at the same time, the exception with the highest priority is accepted first.

Table 5.4	Order of Priority for Exceptions
-----------	----------------------------------

Order of Pri	ority	Exception
High	1	Reset
<b>↑</b>	2	Non-maskable interrupt
	3	Interrupts
	4	Instruction access exception
	5	Undefined instruction exception
		Privileged instruction exception
	6	Unconditional trap
	7	Operand access exception
Low	8	Floating-point exceptions*



### Index

### Numerics

0 flush bit of denormalized number (DN bit) ..... 22

### A

access exception	303
accumulator (ACC)	23
accumulator direct	40

### B

backup PC (BPC)	19
backup PSW (BPSW)	19
bitwise operations	30
BPC (backup PC)	19
BPSW (backup PSW)	19

### С

C flag (carry flag)	18
carry flag (C flag)	18
CE flag (unimplemented processing cause flag)	21
CO flag (overflow cause flag)	21
control register direct	39
control registers	15
CU flag (underflow cause flag)	21
CV flag (invalid operation cause flag)	21
CX flag (inexact cause flag)	21
CZ flag (division-by-zero cause flag)	21

### D

division-by-zero cause flag (CZ flag)	21
division-by-zero exception enable bit (EZ bit)	22
division-by-zero flag (FZ flag)	22
DN bit (0 flush bit of denormalized number)	22

### E

EO bit (overflow exception enable bit) 22
EU bit (underflow exception enable bit) 22
EV bit (invalid operation exception enable bit) 22
EX bit (inexact exception enable bit) 22
exception vector table 32
EXTB (exception vector table register) 22
EZ bit (division-by-zero exception enable bit) 22

### F

# fast interrupt vector register (FINTV)19FINTV (fast interrupt vector register)19floating-point29floating-point error summary flag (FS flag)22floating-point exceptions24floating-point rounding-mode setting bits (RM[1:0] bits)21floating-point status word (FPSW)20FO flag (overflow flag)22FPSW (floating-point status word)20FS flag (floating-point error summary flag)22FV flag (underflow flag)22FV flag (invalid operation flag)22FX flag (inexact flag)22FZ flag (division-by-zero flag)22

### G

general-purpose registers (R0 (SP) to R15) ..... 15

### I

I bit (interrupt enable bit) 18
immediate
indexed register indirect 39
inexact cause flag (CX flag) 21
inexact exception enable bit (EX bit) 22
inexact flag (FX flag) 22
INTB (interrupt table register) 16
integer 29
interrupt enable bit (I bit) 18
interrupt stack pointer (ISP) 16
interrupt table register (INTB) 16
interrupt vector table 33
interrupts 303
invalid operation cause flag (CV flag) 21
invalid operation exception enable bit (EV bit) 22
invalid operation flag (FV flag) 22
IPL[3:0] bits (processor interrupt priority level) 18
ISP (interrupt stack pointer) 16

### N

NaN (Not a Number) 26
non-maskable interrupt 303



### 0

O flag (overflow flag)	18
order of priority for exceptions	311
overflow cause flag (CO flag)	21
overflow exception enable bit (EO bit)	22
overflow flag (FO flag)	22
overflow flag (O flag)	18

### P

PC (program counter)	. 16
PM bit (processor mode select bit)	. 18
post-increment register indirect	. 39
pre-decrement register indirect	. 39
privileged instruction	. 28
privileged instruction exception	303
processor interrupt priority level (IPL[3:0] bits)	. 18
processor mode	. 28
processor mode select bit (PM bit)	. 18
processor status word (PSW)	. 17
program counter (PC)	. 16
program counter relative	. 40
PSW (processor status word)	. 17
PSW direct	. 40

### Q


QNaN (Quiet NaN)
------------------

### R

R0 (SP) to R15 (general-purpose registers) 15
register (n) 53
register direct
register indirect
register relative
register_num (Rn) 53
reset
RM[1:0] bits (floating-point rounding-mode setting bits) 21
Rounding to the nearest value 21
Rounding towards $-\infty$
Rounding towards $+\infty$
Rounding towards 0 21

### S

S flag (sign flag)	18
sign flag (S flag)	18
size extension specifier	55



### U

U bit (stack pointer select bit)	18
unconditional trap	303
undefined instruction exception	303
underflow cause flag (CU flag)	21
underflow exception enable bit (EU bit)	22
underflow flag (FU flag)	22
unimplemented processing cause flag (CE flag)	21
iser mode	28
user stack pointer (USP)	16
USP (user stack pointer)	16

### V

vector table	 32

### Z

Z flag (zero flag)	18
zero flag (Z flag)	18



### **REVISION HISTORY** RX Family RXv2 Instruction Set Architecture Software

	Descrip	ion	
Rev.	Date	Page	Summary
1.00	Nov 12, 2013	-	First edition issued



RX Family RXv2 Instruction Set Architecture User's Manual: Software

Publication Date: Rev.1.00 Nov 12, 2013

Published by: Renesas Electronics Corporation



### SALES OFFICES

**Renesas Electronics Corporation** 

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information. Renesas Electronics America Inc. 2880 Scott Bouleward Santa Clara, CA 95050-2554, U.S.A. Tel: +1-405-588-6000, Fax: +1-408-588-6130 Renesas Electronics Canada Limited 1011 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-95441, Fax: +1-905-898-3220 Renesas Electronics Curope Limited Dukes Meadow, Milboard Road, Bourne End, Buckinghamshire, SL& 5FH, U.K Tel: +44-1628-651-700, Fax: +44-1628-651-804 Renesas Electronics (Damp Limited Tel: +49-21-165030, Fax: +44-1628-651-700 Fax: +49-21-165030, Fax: +44-92-21-6503-1327 Renesas Electronics (China) Co., Ltd. 7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: +86-10-8235-1155, Fax: +86-61-8235-7679 Renesas Electronics (Shanghai) Co., Ltd. 7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Shanghai 200120, China Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 Renesas Electronics (Shanghai) Co., Ltd. 7th 112 04, 205, AZIA Center, No. 1233 Liujiazui Ring Rd., Pudong District, Shanghai 200120, China Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 Renesas Electronics (Shanghai) Co., Ltd. 7th 1151, 16/F, Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +86-21-5877-1818, Fax: +86-22866-9022/9044 Renesas Electronics Singapore Pte. Ltd. 305, No. 335, Fu Shing North Road, Taipei, Taiwan Tel: +86-21-5175-900, Fax: +86-21-59-070 Renesas Electronics Malaysia Sdn.Btd. Niti 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jin Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +65-213-0200, Fax: +65-213-0300 Renesas Electronics Malaysia Sdn.Btd. 111 903, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jin Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +65-373-3900, Fax: +60-3-7955-9510 Renesas Electronics Malaysia Sdn.Btd. 111 905, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jin Persiaran Barat, 46050

> © 2013 Renesas Electronics Corporation. All rights reserved. Colophon 1.3

## RX Family RXv2 Instruction Set Architecture

