

| | |
|--|----|
| 1. Overview | 3 |
| 1.1 Features | 3 |
| 1.2 System configuration | 4 |
| 2. Pin functions | 5 |
| 2.1 Pin assignment | 5 |
| 2.2 Pin description | 6 |
| 2.2.1 System clock & Reset | 6 |
| 2.2.2 BOOT I/F | 6 |
| 2.2.3 GPIO I/F | 7 |
| 2.2.4 DAC I/F | 7 |
| 2.2.5 TX_LPF I/F | 8 |
| 2.2.6 TX_PGA I/F | 8 |
| 2.2.7 RX_PGA I/F | 8 |
| 2.2.8 ADC I/F | 8 |
| 2.2.9 Power/other | 9 |
| 2.2.10 Debug I/F | 9 |
| 2.2.11 LSI TEST I/F | 10 |
| 3. Function overview | 11 |
| 3.1 Block diagram | 11 |
| 3.2 ARM domain | 12 |
| 3.2.1 ARM CM3 | 12 |
| 3.2.2 DMA | 12 |
| 3.2.3 Memory | 12 |
| 3.2.4 AES encryption and decryption | 12 |
| 3.2.5 CRC | 12 |
| 3.2.6 Timer | 12 |
| 3.2.7 WDT | 12 |
| 3.2.8 System control (SYSC) | 12 |
| 3.2.9 GPIO | 12 |
| 3.3 DSP domain | 13 |
| 3.3.1 DSP | 13 |
| 3.3.2 DMA | 13 |
| 3.3.3 Memory | 13 |
| 3.3.4 Timer | 13 |
| 3.3.5 Watch Dog Timer (WDT) | 13 |
| 3.4 AFE (Analog Front End) domain | 13 |
| 3.4.1 DAC | 13 |
| 3.4.2 TX_LPF | 13 |
| 3.4.3 TX_PGA | 13 |
| 3.4.4 RX_PGA | 13 |
| 3.4.5 ADC | 14 |
| 3.4.6 Received signal level detector | 14 |
| 3.5 Regulator | 14 |

| | | |
|-------|--|----|
| 3.5.1 | DC-DC..... | 14 |
| 3.5.2 | LDO..... | 14 |
| 3.6 | Clock supply mode | 15 |
| 4. | Electrical characteristics | 16 |
| 4.1 | Absolute Maximum Rating..... | 16 |
| 4.2 | Recommended Operating conditions | 17 |
| 4.3 | Reset and Power Up/Down Sequence | 18 |
| 4.3.1 | Reset Sequence | 18 |
| 4.3.2 | Power Up/Down Sequence..... | 18 |
| 4.3.3 | System clock Timing..... | 19 |
| 4.4 | DC Characteristics..... | 20 |
| 4.5 | AC Characterstics..... | 21 |
| 4.5.1 | UART | 21 |
| 4.5.2 | SerialROM..... | 21 |
| 4.5.3 | Current consumption..... | 23 |
| 4.6 | Analog block characteristic | 23 |
| 4.6.1 | DC Characteristics | 23 |
| 4.6.2 | Performance Characteristics | 23 |
| 4.7 | Zero-crossing Detection..... | 26 |
| 5. | Package outline | 27 |
| 6. | Part number | 28 |
| 7. | Appendix..... | 29 |

1. Overview

R9A06G037 is a high performance NB-PLC (Narrow Band Power Line Communication) modem LSI. R9A06G037 integrates a high performance DSP core and a MCU core (ARM® Cortex™-M3). The DSP core mainly handles PLC PHY layer protocol and the ARM core handles the upper layer protocol. R9A06G037 can support a variety of PLC protocols such as G3-PLC (Cenelec, ARIB and FCC), PRIME and many others.

1.1 Features

- High performance DSP
 - Handles PLC PHY layer and other real time operations
 - 276MHz maximum clock frequency
 - 128KB of instruction RAM and 128KB of data RAM
 - Dedicated instructions for Vitervi, read Solomon and others
- MCU(ARM® Cortex™-M3)
 - Handls PLC MAC layer and upper layer operation
 - 138 MHz maximum clock frequency
 - 512KB of RAM
 - AES128 encryption and decryption hardware engine
 - CRC hardware engine
- 16KB of shared memory
- Analog Front End circuit
 - DAC
 - ◇ 12MHz, 12bit
 - Tx filter
 - ◇ 3rd order filter
 - ◇ 150KHz for Cenelec and 600KHz for ARIB and FCC cutoff frequency
 - Rx variable amplifier
 - ◇ -18dB to +60dB dynamic range with 2dB step
 - ◇ Auto Gain Control controlled by DSP
 - ADC
 - ◇ Delta – sigma type of ADC
 - ◇ 11bits ENOB
- Programmable and Multiplexed General-Purpose Input/Output (GPIO) Pins
 - ◇ UART(2ch), CSI(2ch), IIC, Serial-ROM-IF(Single/Dual/Quad), PWM(2ch) and GPIO(16)
- Integrated regulator
 - ◇ 3.3V input and 1.1V output
- Power Supply Voltage: 3.3V
- PKG : 64-pin QFN, 9mm x 9mm, 0.5mm pitch
- Operating Temperature
 - -40 to +85°C

1.2 System configuration

R9A06G037 provides outstanding communication performance and the most cost-effective solution over PLC networks. Fig. 1.1 shows a system configuration example of R9A06G037.




Fig. 1.1 R9A06G037 system configuration example with single ended analog input and differential ended

2. Pin functions

2.1 Pin assignment

Fig.2.1 shows the pin assignment of R9A06G037.




Fig. 2.1 Pin assignment

2.2 Pin description

2.2.1 System clock & Reset

| Pin name | I/O | BUFTYPE | Pin No | Functions |
|----------|-----|------------|--------|--|
| X1 | I | — | 22 | External X'tal oscillator input, f=16MHz. ※When use as external clock input mode(BOOT1=LOW), connect to GND. |
| X2 | O/I | — | 23 | External X'tal oscillator output ※When use as external clock input mode(BOOT1=LOW), X2 is clock input terminal. |
| RESETB | I | Schmitt/PU | 31 | System Reset with an internal pullup resister |

PU: With a 50K Ω internal pullup resister

2.2.2 BOOT I/F

| Pin name | I/O | BUFTYPE | Pin No | Functions |
|----------|-----|---------|--------|---|
| BOOT0 | I | PU | 38 | <ul style="list-style-type: none"> • Boot mode selection with an internal pullup resister BOOT0=High → UART_S-IF BOOT0=Low → SROM-IF <u>UART_S-IF</u> RXD: GPIO0 TXD: GPIO1 <u>SROM-IF</u> SIO1/MISO : GPIO3 SSB : GPIO4 SCK : GPIO5 SIO0/MOSI : GPIO6 (SIO2: GPIO7) (SIO3: GPIO8) |
| BOOT1 | I | PU | 39 | <ul style="list-style-type: none"> • Clock operation mode selection with an internal pullup resister BOOT1=High: Oscillation mode BOOT1=Low : External clock input mode |

PU: With a 50K Ω internal pullup resister

2.2.3 GPIO I/F

| Pin name | I/O | BUFTYPE | Pin No | Functions |
|----------|-----|----------------------------|--------|-------------------------------------|
| GPIO0 | I/O | B-4/6/8/12mA Schmitt/PU/PD | 41 | • General-purpose input/output [0] |
| GPIO1 | I/O | B-4/6/8/12mA Schmitt/PU/PD | 42 | • General-purpose input/output [1] |
| GPIO2 | I/O | B-4/6/8/12mA Schmitt/PU/PD | 43 | • General-purpose input/output [2] |
| GPIO3 | I/O | B-4/6/8/12mA Schmitt/PU/PD | 45 | • General-purpose input/output [3] |
| GPIO4 | I/O | B-4/6/8/12mA Schmitt/PU/PD | 46 | • General-purpose input/output [4] |
| GPIO5 | I/O | B-4/6/8/12mA Schmitt/PU/PD | 47 | • General-purpose input/output [5] |
| GPIO6 | I/O | B-4/6/8/12mA Schmitt/PU/PD | 48 | • General-purpose input/output [6] |
| GPIO7 | I/O | B-4/6/8/12mA Schmitt/PU/PD | 49 | • General-purpose input/output [7] |
| GPIO8 | I/O | B-4/6/8/12mA Schmitt/PU/PD | 50 | • General-purpose input/output [8] |
| GPIO9 | I/O | B-4/6/8/12mA Schmitt/PU/PD | 51 | • General-purpose input/output [9] |
| GPIO10 | I/O | B-4/6/8/12mA Schmitt/PU/PD | 52 | • General-purpose input/output [10] |
| GPIO11 | I/O | B-4/6/8/12mA Schmitt/PU/PD | 53 | • General-purpose input/output [11] |
| GPIO12 | I/O | B-4/6/8/12mA Schmitt/PU/PD | 55 | • General-purpose input/output [12] |
| GPIO13 | I/O | B-4/6/8/12mA Schmitt/PU/PD | 56 | • General-purpose input/output [13] |
| GPIO14 | I/O | B-4/6/8/12mA Schmitt/PU/PD | 57 | • General-purpose input/output [14] |
| GPIO15 | I/O | B-4/6/8/12mA Schmitt/PU/PD | 58 | • General-purpose input/output [15] |

PD: With a 50K Ω internal pulldown resistor / PU: With a 50K Ω internal pullup resistor

Default buffer type is 8mA/PU (with 50K Ω internal pullup resistor).

The function of each GPIO can be selected from UART, CSI, IIC, Serial-ROM-IF (Single/Dual/Quad), PWM or GPIO.

2.2.4 DAC I/F

| Pin name | I/O | BUFTYPE | Pin No | Functions |
|----------|-----|---------|--------|--------------------|
| DACREF | - | Analog | 61 | Bypass capacitance |
| DACOUT | O | Analog | 63 | DAC output signal |

2.2.5 TX_LPF I/F

| Pin name | I/O | BUFTYPE | Pin No | Functions |
|-----------|-----|---------|--------|--------------------------|
| TXLPFINP | I | Analog | 64 | TX_LPF input signal (+) |
| TXLPFINN | I | Analog | 1 | TX_LPF input signal (-) |
| TXLPFOUTN | O | Analog | 3 | TX_LPF output signal (+) |
| TXLPFOUTP | O | Analog | 4 | TX_LPF output signal (+) |

2.2.6 TX_PGA I/F

| Pin name | I/O | BUFTYPE | Pin No | Functions |
|-----------|-----|---------|--------|--------------------------|
| TXPGAINP | I | Analog | 5 | TX_PGA input signal (+) |
| TXPGAINN | I | Analog | 6 | TX_PGA input signal (-) |
| TXPGAOUTN | O | Analog | 8 | TX_PGA output signal (-) |
| TXPGAOUTP | O | Analog | 9 | TX_PGA output signal (+) |

2.2.7 RX_PGA I/F

| Pin name | I/O | BUFTYPE | Pin No | Functions |
|------------|-----|---------|--------|--------------------------|
| RXPGA1INP | I | Analog | 10 | RX_PGA input signal (+) |
| RXPGA1INN | I | Analog | 11 | RX_PGA input signal (-) |
| RXPGA2OUTN | O | Analog | 13 | RX_PGA output signal (-) |
| RXPGA2OUTP | O | Analog | 14 | RX_PGA output signal (+) |

2.2.8 ADC I/F

| Pin name | I/O | BUFTYPE | Pin No | Functions |
|----------|-----|---------|--------|----------------------|
| ADCINP | I | Analog | 15 | ADC input signal (+) |
| ADCINN | I | Analog | 16 | ADC input signal (-) |

2.2.9 Power/other

| Pin name | I/O | BUFTYPE | Pin No | Functions |
|-----------|-----|---------|----------------------------|---|
| DVDD33 | I | — | 24 36 44 54 59 | IO buffer power supply 3.3V |
| VDD33DD1 | I | Analog | 32 | DC-DC control power supply 3.3V |
| VDD33DD2 | I | Analog | 33 | DC-DC drive power supply 3.3V |
| DVDD11 | I | — | 21 35 40 60 | Internal core power supply 1.1V |
| DVOUT11 | O | Analog | 34 | DC-DC power output (3.3V PWM) [1.1V can be generated with an external LC filter circuit] |
| GND | - | — | - | Common GND ※back face(ePAD) |
| AVDD33TX1 | I | Analog | 62 | DAC analog power supply 3.3V |
| AVDD33TX2 | I | Analog | 2 | TX_LPF analog power supply 3.3V |
| AVDD33TX3 | I | Analog | 7 | TX_PGA analog power supply 3.3V |
| AVDD33LDO | I | Analog | 20 | LDO analog power supply 3.3V |
| LDOOUT11 | O | Analog | 19 | LDO power output 1.1V |
| AVDD33RX1 | I | Analog | 12 | RX_PGA analog power supply 3.3V |
| AVDD11ADC | I | Analog | 17 | ADC analog power supply 1.1V |
| AVDD11PLL | I | Analog | 18 | PLL analog power supply 1.1V |
| AVDD33TX1 | I | Analog | 62 | DAC analog power supply 3.3V |

2.2.10 Debug I/F

R9A06G037 incorporates two-wire serial mode (SWD) dedicated for JTAG and ARM as debugging IF.

| Pin name | I/O | BUFTYPE | Pin No | Functions |
|----------|-----|---------------------|--------|---|
| TCK | I | PU | 25 | JTAG Clock (SWDCLK) |
| TRST | I | PU | 29 | JTAG Reset (NA) |
| TMS | I | PU | 26 | JTAG Test Mode (SWD) |
| TDI | I | PU | 28 | JTAG input Data (NA) |
| TDO | O | 4/6/8/12mA PU/PD | 27 | JTAG output Data (SWV) Default: 8mA/PU with 50K Ω internal pull up resistor |
| TICE | I | PU | 30 | JTAG selection H: ARM CM3 (Default) L: DSP |

PD: With a 50K Ω internal pulldown resistor. / PU: With a 50K Ω internal pullup resistor.

2.2.11 LSI TEST I/F

| Pin name | I/O | BUFTYPE | Pin No | Functions |
|----------|-----|---------|--------|---|
| TEST | I | PD | 37 | LSI TEST selection Connect to GND via a resistor. (1K Ω ~5.1K Ω) during normal operation. |

PD: With a 50K Ω internal pulldown resistor.

3. Function overview

3.1 Block diagram

Fig. 3.1 shows the block diagram of R9A06G037. R9A06G037 integrates ARM domain, DSP domain and AFE domain. It also has built-in shared memory, GPIO and regulator.




Fig. 3.1 R9A06G037 block diagram

3.2 ARM domain

3.2.1 ARM CM3

R9A06G037 integrates ARM® Cortex™-M3. Maximum operational clock frequency is 138MHz. The range of clock frequency is from 4.3MHz to 138MHz. The clock is generated by system clock controller and can be changed dynamically.

3.2.2 DMA

The DMA that is integrated in ARM domain can support 4-channel DMA requests. Each transfer size can be set to ranging from 1 to 128bytes.

3.2.3 Memory

ARM domain includes 512Kbytes of RAM. ARM® Cortex™-M3 in ARM domain can also access the shared 16KB RAM in DSP domain for communication between ARM domain and DSP domain.

3.2.4 AES encryption and decryption

ARM domain has an AES encryption and decryption function that supports 128bits key length. The function has three operation modes (ECB, CBC and CCM).

3.2.5 CRC

ARM domain integrates a CRC computation hardware core. The CRC computation hardware core supports 4 modes (CRC32, CRC16-ITU, CRC1-IBM and CRC8).

3.2.6 Timer

ARM domain has a timer block with 9 channel 32bits counter. Timer interval can be set to a value from 1 to 4,294,967,296 (32bit timers) using a selected clock frequency. When the timer is equal to the value of the compare register, interrupt can be generated.

3.2.7 WDT

ARM domain has a Watch Dog Timer composed of the counter in 32bits. Alarm is asserted in every cycle that was set to the counter of WDT. After the first alarm is asserted, software does not clear WDT before the second asserting of alarm by the counter overflows so that WDT reset signal is generated.

3.2.8 System control (SYSC)

ARM domain has the system controller (SYSC) that manages the clock frequency for each block and the reset control. The clock frequency can be changed dynamically. The clock frequency to DSP domain can be controlled by DSP.

3.2.9 GPIO

The function of GPIO pins are selected from UART, CSI, IIC, Serial ROM-IF (Single/Dual/Quad), PWM or GPIO. DSP also accesses the GPIO pins.

3.3 DSP domain

3.3.1 DSP

DSP domain has a high performance DSP. The DSP supports a variety of hardware-based instructions for Viterbi, Read Solomon and other functions. The DSP can effectively realize various power line communication PHY layer with the hardware-based instructions. The maximum clock frequency of the DSP is 276MHz. The clock frequency can be changed from 4.3MHz to 276MHz dynamically. When the clock frequency is managed according to the load of the DSP, the power consumption can be optimized.

3.3.2 DMA

The DMA that is integrated in ARM domain can support 4-channel DMA requests. Each transfer size can be set to ranging from 1 to 128bytes.

3.3.3 Memory

DSP domain includes 128KBytes of instruction RAM and 128KBytes of data RAM. DSP domain also includes 16KBytes of ROM for the communication between ARM® Cortex™-M3 and the DSP.

3.3.4 Timer

DSP domain has a timer block with 9 channel 32bits counter. Timer interval can be set to a value from 1 to 4,294,967,296 (32bit timers) using a selected clock frequency. When the timer is equal to the value of the compare register, interrupt can be generated.

3.3.5 Watch Dog Timer (WDT)

DSP domain has a Watch Dog Timer composed of the counter in 32bits. Alarm is asserted in every cycle that was set to the counter of WDT. After the first alarm is asserted, software does not clear WDT before the second asserting of alarm by the counter overflows so that WDT reset signal is generated.

3.4 AFE (Analog Front End) domain

3.4.1 DAC

Digital - Analog converter. Sampling frequency is 12MHz. Resolution is 12bits.

3.4.2 TX_LPF

Low Pass Filter that deletes the image signal from output of DAC. Cut off frequency is selectable from 150KHz for Cenelec and 600KHz for ARIB/FCC.

3.4.3 TX_PGA

Transmit Programable Gain Amplifier that can adjust ouput signal gain. The gain can be programmable with 3dB step from -3dB to +18dB.

3.4.4 RX_PGA

Receive Programable Amplifier that can adjust received signal gain. The gain can be programmable with 2dB step from -18dB to +60dB. DSP computes the received signal level optimization. DSP controls the gain of RX PGA based on the computation. Then, AGC (Auto Gain Control) that controls the amplitude of the recived signal automatically can be realized.

3.4.5 ADC

Delta-sigma type Analog-Digital converter. The maximum sampling frequency is 138MHz. $SINAD \geq 68dB$ can be achieved in the PLC signal band less than 500KHz.

3.4.6 Received signal level detector

Received signal level detector. It detects the received signal power level even though the the received signal is clipped at RX PGA. The detected level is selectable from -26dBm, -20dBm, or -14dBm.

3.5 Regulator

3.5.1 DC-DC

Switching DC-DC regulator. The regulator generates 1.1V power supply from 3.3V power supply. 1.1V power supply can be supplied to the digital circuit in R9A06G037.

3.5.2 LDO


Low Drop Off Series regulator. The regulator generates 1.1V power supply from 3.3V power supply. 1.1V power supply can be supplied to the digital circuit in R9A06G037.

3.6 Clock supply mode

R9A06G037 can choose a clock supply mode from “X1 oscillation mode” or “X2 external clock input mode” by BOOT1 terminal setting. When BOOT1 terminal is open, “X1 oscillation mode” is chosen for LSI internal pullup register.

| BOOT1 | Clock mode | X1terminal | X2 terminal |
|---------------|------------------------------|--|-----------------------|
| Open (Pullup) | X1 oscillation mode | Connect crystal unit/ceramic resonator | |
| GND short | X2 external clock input mode | GND short | External clock source |

■ X1 oscillation mode(BOOT1=Open)



■ X2 external clock input mode(BOOT1=GND)




Fig. 3.2 Clock supply mode

4. Electrical characteristics

4.1 Absolute Maximum Rating

| Parameter | Symbol | Conditions | Rating | Unit |
|------------------------------|-----------|---------------------------|------------------------|------|
| Supply voltage | VDD, AVDD | 1.1V | -0.45~+1.8 | V |
| | | 3.3V | -0.5~+4.6 | V |
| Input/output Voltages | Vi/Vo | $V_i/V_o < V_{DD} + 0.5V$ | -0.5~+4.6 | V |
| Output current (3.3V buffer) | Io | 4mA/6mA/8mA/12mA | 9.28/13.92/18.56/23.20 | mA |

Caution:

Product quality may be impaired if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, therefore, the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements.

4.2 Recommended Operating conditions

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|------------------------------------|------------------|----------------|------|------|---------|------|
| Supply voltage (digital) | VDD | 1.1V | 1.0 | 1.1 | 1.2 | V |
| | | 3.3V | 3.0 | 3.3 | 3.6 | V |
| Supply voltage (analog) | AVDD | 1.1V | 1.05 | 1.1 | 1.2 | V |
| | | 3.3V | 3.0 | 3.3 | 3.6 | V |
| Negative trigger input voltage | V _N | 3.3V operation | 0.7 | | 1.9 | V |
| Positive trigger input voltage | V _P | 3.3V operation | 0.9 | | 2.1 | V |
| Hysteresis Voltage | V _H | 3.3V operation | 0.2 | | 1.4 | V |
| Low level input voltage | V _{IL} | 3.3V operation | -0.3 | | 0.8 | V |
| High level input voltage | V _{IH} | 3.3V operation | 2.0 | | VDD+0.3 | V |
| An input rise/ fall time (data) | t _{rid} | - | 0 | | 200 | ns |
| | t _{fid} | - | 0 | | 200 | ns |
| An input rise/ fall time (clock) | t _{ric} | - | 0 | | 4 | ns |
| | t _{fic} | - | 0 | | 4 | ns |
| An input rise/ fall time (Schmidt) | t _{ris} | - | 0 | | 1 | ms |
| | t _{fis} | - | 0 | | 1 | ms |
| Operating ambient temperature | T _a | | -40 | | +85 | °C |

4.3 Reset and Power Up/Down Sequence

4.3.1 Reset Sequence

Fig. 4.1 shows R9A06G037 reset sequence. Do not de-assert RESETB before keeping the low level for at least 1ms from the moment IO power supply reaches 0.9 IO_VDD.




Fig. 4.1 Reset sequence

4.3.2 Power Up/Down Sequence

Fig. 4.2 shows the power up/down sequence. It is recommended that the time which elapses from the start of power-supply rise (either the internal or I/O power supply) until both power supplies are stabilized should be within 100ms, regardless of the order of power supply.

Power supply voltage is recommended to rise from 0.1 VDD to 0.9 VDD within 100ms.





Fig. 4.2 Power up and down sequence

4.3.3 System clock Timing

| Symbol | Parameter | MIN | TYP | MAX | Units |
|---------------|---|-----|----------------|-----|-------|
| $F_{XTALcyc}$ | X'tal mode: X1/X2 X'tal clock frequency | | $16 \pm 25ppm$ | | MHz |
| F_{EXcyc} | External clock input mode: X2 input clock frequency | | $16 \pm 25ppm$ | | MHz |

Clock timing

X'tal mode
X1/X2



External clock input mode
X2




Fig. 4.3 System clock timing cart

4.4 DC Characteristics

DC Characteristics (VDD=3.3+/-0.3V, T_a = -40~+85 °C)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|--|------------------|--|-------------|------|--------|------|
| Output short circuit current (Note 1) | I _{OS} | V _o =GND | - | - | -250 | mA |
| Input leakage current | I _{IL} | Normal input V _{in} =GND | - | - | -5 | μA |
| | I _{IH} | Normal input V _{in} =IOVDD | - | - | 5 | μA |
| | I _{PU} | Pull up resistor V _{in} =GND | -46.2 | - | -102.9 | μA |
| | I _{PD} | Pull down resistor V _{in} =IOVDD | 46.2 | - | 102.9 | μA |
| Output leakage current | I _{OZL} | V _o =GND | - | - | -5 | μA |
| | I _{OZH} | V _o =IOVDD | - | - | 5 | μA |
| Low level output current | I _{OL} | V _{OL} =0.4V 4mA/6mA/8mA/12mA | 4/6/7.8/9.5 | - | - | mA |
| High level output current | I _{OH} | V _{OH} =2.4V 4mA/6mA/8mA/12mA | 4/6/7.8/9.5 | - | - | mA |
| Pull up resistor | R _{pu} | V _{in} =GND | 35 | 50 | 65 | KΩ |
| Pull down resistor | R _{pd} | V _{in} =IOVDD | 35 | 50 | 65 | KΩ |
| Low level output voltage | V _{OL} | I _{ol} =0mA | - | - | 0.1 | V |
| High level output voltage | V _{OH} | I _{oh} =0mA | IOVDD-0.1 | - | - | V |

Note1. Output short circuit time is 1 second or less and applies to only one termination of LSI.

4.5 AC Characteristics

4.5.1 UART

Fig. 4.4 shows UART timing chart.




Fig. 4.4 UART timing cart

4.5.2 SerialROM

Fig. 4.5 shows SerialROM timing chart.

Latency 1 mode (Default)

| Symbol | Parameter | MIN | TYP | MAX | Units |
|---------------------------------------|--|---------------------------------------|-----|-----------------------------------|-------|
| F _{CLK} | Clock frequency | 2.875 (T _{SCK} = 347.8ns) | | 46 (T _{SCK} = 21.7ns) | MHz |
| T _{SCKH} , T _{SCKL} | Clock high, low time | T _{SCK} x 0.45 | | T _{SCK} x 0.55 | ns |
| T _{DD} | Output data (MI,MO,CS) valid time from clock | 0 | | 5 | ns |
| T _{DS} | Input data (MI,MO) setup time | 11 | | | ns |
| T _{DH} | Input data (MI,MO) hold time | 1 | | | ns |

Latency 2 mode

| Symbol | Parameter | MIN | TYP | MAX | Units |
|---------------------------------------|--|---------------------------------------|-----|-----------------------------------|-------|
| F _{CLK} | Clock frequency | 2.875 (T _{SCK} = 347.8ns) | | 69 (T _{SCK} = 14.5ns) | MHz |
| T _{SCKH} , T _{SCKL} | Clock high, low time | T _{SCK} x 0.45 | | T _{SCK} x 0.55 | ns |
| T _{DD} | Output data (MI,MO,CS) valid time from clock | 0 | | 5 | ns |
| T _{DS} | Input data (MI,MO) setup time | 5 | | | ns |
| T _{DH} | Input data (MI,MO) hold time | 1 | | | ns |

Remark:

Latency 2 mode supports clock frequency up to 69MHz. However, the number of read cycle for serial data increases by one cycle compared to latency 1 mode.

Single/Dual/Quad mode




Fig. 4.5 SerialROM timing chart

4.5.3 Current consumption

| VDD | MIN. | TYP. | MAX. | Unit |
|-------|------|------|------|------|
| VDD33 | | 25 | | mA |
| VDD11 | | 65 | | mA |

Condition: VDD33=3.3+/-0.3V, VDD11=1.1+/-0.1V,

Renesas reference board used, DSP=276MHz, receive mode with G3-Cenelec-A.

4.6 Analog block characteristic

4.6.1 DC Characteristics

| Pin No. | Parameter | Conditions | Symbol | MIN | TYP | MAX | Unit |
|---------|----------------------|------------|-----------|------|-----|-----|------|
| 2 | Power Supply Voltage | | AVDD33TX2 | 3.0 | 3.3 | 3.6 | V |
| 7 | Power Supply Voltage | | AVDD33TX3 | 3.0 | 3.3 | 3.6 | V |
| 20 | Power Supply Voltage | | AVDD33LDO | 3.0 | 3.3 | 3.6 | V |
| 12 | Power Supply Voltage | | AVDD33RX1 | 3.0 | 3.3 | 3.6 | V |
| 17 | Power Supply Voltage | | AVDD11ADC | 1.05 | 1.1 | 1.2 | V |
| 18 | Power Supply Voltage | | AVDD11PLL | 1.0 | 1.1 | 1.2 | V |
| 62 | Power Supply Voltage | | AVDD33TX1 | 3.0 | 3.3 | 3.6 | V |

4.6.2 Performance Characteristics

4.6.2.1 Receiver block

(a) RX-PGA interface

| Parameter | Conditions | Symbol | MIN | TYP | MAX | Unit |
|---------------------------------------|---|---------------|-----|-----|-----|------------|
| Input voltage range | Differential | V_i | 60u | | 3.0 | Vp-p |
| Input Frequency | | F_{sig} | 30 | | 500 | kHz |
| Dynamic range (Voltage gain range) | | DR | | 78 | | dB |
| Gain adjustment step | | D_{STEP} | | 2 | | dB |
| Input -1dB Compression | $G_V = -14dB, f_{sig} = 30kHz,$ Differential | $P_{in\ 1dB}$ | 2.8 | 3.3 | | Vp-p |
| Maximum Voltage Gain | $f_{sig} = 500kHz$ | G_{V_max} | | 60 | | dB |
| Minimum Voltage Gain | $f_{sig} = 500kHz$ | G_{V_min} | | -18 | | dB |
| Input Impedance | | Z_i | | 1 | | k Ω |
| Output load Impedance | | R_L | | 20 | | k Ω |

(b) ADC interface

| Parameter | Conditions | Symbol | MIN | TYP | MAX | Unit |
|---------------------|--------------|-----------|-----|-----|-----|------------|
| Input voltage range | Differential | V_{sig} | | | 800 | mVp-p |
| Input Frequency | | F_{sig} | | | 500 | kHz |
| Sampling frequency | | F_{CLK} | - | 138 | - | MHz |
| ENOB | | ENOB | 11 | - | - | Bit |
| SINAD | | SINAD | 68 | - | - | dB |
| Input Impedance | | Z_i | | 20 | | k Ω |

4.6.2.2 Transmit block

(a) DAC interface

| Parameter | Conditions | Symbol | MIN | TYP | MAX | Unit |
|---------------------------------|----------------------|-----------|-----|------|--------|------------|
| Output voltage range | $Z_L \geq 10k\Omega$ | V_o | | 1.30 | | Vp-p |
| Sampling Frequency | | F_{CLK} | | | 12 | MHz |
| Resolution | | RES | 12 | | | Bit |
| Differential Nonlinearity (DNL) | | DNL | | | +/-0.5 | LSB |
| Integral Nonlinearity (INL) | | INL | | | +/-3.0 | LSB |
| Output Load resistance | | Z_L | | 10 | | K Ω |

(b) TX-PGA interface

Normal drive mode

| Parameter | Conditions | Symbol | MIN | TYP | MAX | Unit |
|-----------------------------------|---|--------------|-----|------|-----|------------|
| Input voltage range | Differential | V_i | | 1.30 | | Vp-p |
| Input Frequency | | f_{sig} | 10 | | 500 | kHz |
| Dynamic Range (VoltageGain Range) | | DR | | 21 | | dB |
| Gain Control Step | | D_{STEP} | | 3 | | |
| Maximum Voltage Gain | $f_{sig}=500kHz$, differential mode | G_{v_max} | | 18 | | dB |
| Minimum Voltage Gain | $f_{sig}=500kHz$, differential mode | G_{v_min} | | -3 | | dB |
| Output-1dB Compression | $G_v=+6dB$, $f_{sig}=500kHz$, $Z_L=390\Omega$ | P_1 | 2 | | | Vp-p |
| Harmonic Distortion | $G_v=+6dB$, $f_{sig}=100kHz$ $V_i=0.45Vp-p$, $Z_L=390\Omega$ | HD | -65 | -70 | | dBc |
| Input Impedance | | Z_i | | 5 | | k Ω |
| Output load Impedance | | Z_L | | 390 | | Ω |

High drive mode

| Parameter | Conditions | Symbol | MIN | TYP | MAX | Unit |
|-----------------------------------|--------------|------------|-----|------|-----|------|
| Input voltage range | Differential | V_i | | 1.30 | | Vp-p |
| Input Frequency | | f_{sig} | 10 | | 500 | kHz |
| Dynamic Range (VoltageGain Range) | | DR | | 21 | | dB |
| Gain Control Step | | D_{STEP} | | 3 | | |

| | | | | | | |
|------------------------|---|--------------|-----|-----|--|------------|
| Maximum Voltage Gain | $f_{sig}=500\text{kHz}$, differential mode | G_{v_max} | | 18 | | dB |
| Minimum Voltage Gain | $f_{sig}=500\text{kHz}$, differential mode | G_{v_min} | | -3 | | dB |
| Output-1dB Compression | $G_v=+3\text{dB}$, $f_{sig}=500\text{kHz}$, $Z_L=50\Omega$ | P_1 | 0.5 | | | Vp-p |
| Harmonic Distortion | $G_v=+3\text{dB}$, $f_{sig}=100\text{kHz}$, $V_I=0.35\text{Vp-p}$, $Z_L=50\Omega$ | HD | -60 | -70 | | dBc |
| Input Impedance | | Z_I | | 5 | | k Ω |
| Output load Impedance | | Z_L | | 50 | | Ω |

(c) TX-LPF interface

| Parameter | Conditions | Symbol | MIN | TYP | MAX | Unit |
|------------------------|-----------------------|------------|-----|-----|-----|------|
| Cutoff Frequency | G3-CENELEC | F_c | | 150 | | kHz |
| | G3-ARIB/FCC | | | 600 | | kHz |
| Outband Attenuation | 1.9MHz (G3-CENELEC) | D_{ATTE} | | -65 | | dB |
| | 11.5MHz (G3-ARIB/FCC) | | | -75 | | dB |
| Output-1dB Compression | | P_1 | 3 | | | Vp-p |

4.6.2.3 Power Supply Regulator

(a) DC/DC


| Parameter | Conditions | Symbol | MIN | TYP | MAX | Unit |
|---------------------|------------|----------|-----|-----|-----|------|
| Output voltage | | V_o | 1.0 | 1.1 | 1.2 | V |
| Output load current | | I_{oL} | | | 240 | mA |

(b) LDO

| Parameter | Conditions | Symbol | MIN | TYP | MAX | Unit |
|---------------------|------------|----------|------|-----|-----|------|
| Output voltage | | V_o | 1.05 | 1.1 | 1.2 | V |
| Output load current | | I_{oL} | | | 30 | mA |

4.7 Zero-crossing Detection


The phase detection function of various PLC protocols (G3-Cenelec/ARIB/FCC and PRIME1.3.6/ 1.4 etc.) is available by inputting the following Zero-crossing detection signal to GPIO2.



The rise time and fall times of the Zero-crossing detection signal including chattering time should be within 500us. After the rise of the signal, maintain a high level for 5ms or more. After the fall of the signal, maintain a low level for 5ms or more.

5. Package outline

| | | | |
|--------------------|--------------|---------------|-------------|
| JEITA Package Code | RENESAS Code | Previous Code | MASS [Typ.] |
| P-HVQFN64-9×9-0.50 | PVQN0064KD-A | T64K8-50-BAS | 0.21 g |



6. Part number

R9A06G037GNP#AA0

7. Appendix

Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.
6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/