

RL78/F13, F14

APPLICATION NOTE

R02AN0034EJ0100

Rev.1.00

Sep. 1, 2016

Clock Generator

Introduction

This application note is related to the clock generators used in the RL78/F13 and RL78/F14 microcontrollers and describes the structure of clocks, their setting procedures and the points to note.

Target Device

RL78/F14 and RL78/F13 groups (CAN and LIN incorporated), and RL78/F13 group (LIN incorporated)



Contents

1. F	lardware description4
1.1	CPU clock status transition5
2. F	Procedures for setting each clock generator7
2.1	X1 oscillator7
2.1.1	Procedure for starting X1 oscillator operation7
2.1.2	Procedure for stopping X1 oscillator operation8
2.1.3	Procedure for switching CPU clock (pre-switchover clock: f_{MX})9
2.1.4	Cautions on the X1 oscillator10
2.2	High-speed on-chip oscillator10
2.2.1	Procedure for starting high-speed on-chip oscillator operation
2.2.2	Procedure for stopping high-speed on-chip oscillator
2.2.3	Procedure for switching CPU clock (pre-switchover clock: f_{IH})
2.2.4	Cautions on high-speed on-chip oscillator13
2.3	Low-speed on-chip oscillator13
2.3.1	Procedure for starting low-speed on-chip oscillator13
2.3.2	Procedure for stopping low-speed on-chip oscillator14
2.3.3	Procedure for switching CPU clock (pre-switchover clock: f_{IL})
2.3.4	Cautions on low-speed on-chip oscillator16
2.4	XT1 oscillator16
2.4.1	Procedure for starting XT1 oscillator16
2.4.2	Procedure for stopping XT1 oscillator17
2.4.3	Procedure for switching CPU clock (pre-switchover clock: f _{SUB})18
2.4.4	Cautions on XT1 oscillator19
2.5	PLL circuit
2.5.1	Procedure for starting oscillation of the PLL circuit
2.5.2	Procedure for stopping the oscillation of the PLL circuit
2.5.3	Procedure for switching CPU clock (pre-switchover clock: fPLL)
2.5.4	Cautions on PLL clock23

3.	Cautions on setting clocks



1. Hardware description

The RL78/F13 and RL78/F14 groups have the following clock generators. **Table 1.1** and **Table 1.2** show outlined specifications of each clock generator.

- X1 oscillator
- High-speed on-chip oscillator (high-speed OCO)
- PLL circuit
- XT1 oscillator
- Low-speed on-chip oscillator (low-speed OCO)
- Watchdog-dedicated low-speed on-chip oscillator (WDT-dedicated low-speed OCO)
- Notes: 1. Products with 20, 30 and 32 pins have no XT1 oscillator.
 - 2. Do not use the XT1 oscillator (subsystem clock) in grade-Y products.

Table 1.1 Outline of clocks used in RL78/F13 and RL78/F14 groups (1)

	High-speed OCO clock	X1 clock	XT1 clock	PLL clock
After reset release	Starts oscillating	Stops	Stops	Stops
Clock frequency	grade L Select one from the following: 1/4/8/12/16/24/32/48/ 64 [MHz] grades K and Y Select one from the following: 1/4/8/12/16/24/32/48 [MHz]	1 to 20[MHz]	grades L and K 32.768[kHz] grade Y Usage disabled	grade L Select one from the following: 24/32/48/64 [MHz] grades K and Y Select one from the following: 24/32/48 [MHz]
CPU/peripheral hardware clock frequency (max.)	grade L 32[MHz] grades K and Y 24[MHz]	20MHz	35.0kHz	grade L 32[MHz] grades K and Y 24[MHz]
Application	*CPU clock *peripheral hardware clock	*CPU clock *peripheral hardware clock	*CPU clock *peripheral hardware clock	*CPU clock *peripheral hardware clock
Conditions for starting oscillation	*after reset release *CSC.HIOSTOP=0 *when STOP mode is released	*CSC.MSTOP=0 *when STOP mode is released	*CSC.XTSOP=0	*PLLCTL.PLLON=1
Conditions for stopping oscillation	*Execution of the STOP instruction *CSC.HIOSTO=1	*Execution of the STOP instruction *CSC.MTOP=1	*CSC.XTSTOP=1	*PLLCTL.PLLON=0
Method for deciding whether the clock oscillation has stabilizes		*Wait for the clock oscillation to stabilize using the OSTC register	*Wait for the clock oscillation to stabilize using software	*PLLSTS.LOCK=1



Table 1.2 Outline of clocks used in RL78/F13 and RL78/F14 (2)

	Low-speed OCO	WDT-dedicated low-speed OCO clock
After reset	Stops	Select the operation (stops/oscillates) with the WDTON bit in the
release		user option byte (000C0H/020C0H).
Clock frequency	15[kHz]	15[kHz]
CPU/peripheral	15[kHz]	Cannot be used as the CPU/peripheral hardware clock.
hardware clock		
frequency (max.)		
Application	*CPU clock	*WDT clock
	*peripheral hardware clock	
	*clock monitor operation clock	
Conditions for	*OSMC.WUTMMCK0=1, or	*Set the WDTON bit in the user option byte (000C0H/020C0H) to
starting oscillation	CKSEL.SELLOSC=1	1
		*Set the WDTON and WDSTBYON bits in the user option byte
		(000C0H/020C0H) to 1 and 0 respectively, and release HALT/
		STOP/SNOOZE modes.
Conditions for	*OSMC.WUTMMCK0=0 and	*Set the WDTON bit in the user option byte (000C0H/020C0H) to
stopping	CKSEL.SELLOSC=0	0
oscillation		* When the WDTON and WDSTBYON bits in the user option byte
		(000C0H/020C0H) have been set to 1 and 0 respectively and also
		the operating mode is shifted to HALT/STOP/SNOOZE mode.
Method for	—	_
deciding whether		
the clock		
oscillation has		
stabilizes		

1.1 CPU clock status transition

Figure 1.1 is a state transition chart of the CPU/peripheral hardware clock frequency (f_{CLK}) and **Figure 1.2** is a block diagram of the CPU clock. **Table 1.3** shows the state transitions of the CPU clock.




Figure 1.1 CPU clock state transition






Figure 1.2 Block diagram of CPU clock

			Clock after switchover							
		fıн	fмх	f _{PLL} (f _{IH})	fpll(fmx)	fs∪B(^{Note 1})	fı∟			
	fıн		Switchover enabled (See Figure 2.4.)	Switchover enabled (See Figure 2.10.)	Prohibited to change	Switchover enabled (See Figure 2.4.)	Switchover enabled (See Figure 2.4.)			
	fмx	Switchover enabled (See Figure 2.2.)		Prohibited to change	Switchover enabled (See Figure 2.10.)	Switchover enabled (See Figure 2.2.)	Switchover enabled (See Figure 2.2.)			
Clock before	f _{PLL} (fih)	Switchover enabled (See Figure 2.11.)	Prohibited to change		Prohibited to change	Prohibited to change	Prohibited to change			
switchover (f _{CLK})	f _{PLL} (f _{MX})	Prohibited to change	Switchover enabled (See Figure 2.12)	Prohibited to change		Prohibited to change	Prohibited to change			
	fsub (Note 2)	Switchover enabled (See Figure 2.8.)	Switchover enabled (See Figure 2.8.)	Prohibited to change	Prohibited to change		Prohibited to change			
	fı∟	Switchover enabled (See Figure 2.6.)	Switchover enabled (See Figure 2.6.)	Prohibited to change	Prohibited to change	Prohibited to change				

- f_{CLK}: CPU/peripheral hardware clock
- f_{IH}: high-speed on-chip oscillator clock
- f_{MX}: X1 clock
- f_{PLL}(f_{IH}): PLL clock (clock source: high-speed on-chip oscillator)
- $f_{PLL}(f_{MX})$: PLL clock (clock source: X1 clock)
- $f_{SUB}: \qquad XT1 \ clock$
- f_{IL}: low-speed on-chip oscillator clock

Note: Products with 20, 30, and 32 pins are not provided with the XT1 clock.



2. Procedures for setting each clock generator

This chapter describes the overview of each clock generator and the procedures for setting the clock generators.

2.1 X1 oscillator

The X1 oscillator is a clock generator which is connected to the X1/X2 pin, or an external clock circuit which input to the EXCLK pin, and respectively generates the internal clock (the X1 clock oscillation frequency f_X , the external main system clock frequency f_{EX}). The clock generated by the X1 oscillator can be used as a clock source of the CPU clock. When the clock generated by the X1 oscillator is selected as a main system clock f_{MAIN} , the oscillation status of the X1 clock can be monitored by the clock monitor function. **Figure 2.1** is a block diagram of the X1 oscillator.




Figure 2.1 Block diagram of X1 oscillator

2.1.1 Procedure for starting X1 oscillator operation

After reset release, the pins P121 and P122, to which the pins X1 and X2 are respectively assigned, function as an input port and the X1 oscillator stops its operation. To restart the X1 oscillator, set the following clock-related registers according to the procedure below:

(1) Set the EXCLK, OSCSEL and AMPH bits in the CMC register. Note 1

CMC.[EXCLK:OSCSEL] = 01b (X1 oscillation mode) or 11b (external clock input mode)

- (2) Set the oscillation stabilization time with the OSTS register. Note 2
- (3) Write 0 to the MSTOP bit in the CSC register to enable the X1 oscillator operation.
- (4) Monitor the OSTC register to check the elapsed oscillation stabilization time.

Notes:1. The CMC register can be written only once after reset release.

2. The oscillation stabilization time varies depending on the resonator used. Please consult the resonator manufacture to select an appropriate oscillation stabilization time and adequately evaluate the oscillation on your system. When external clock input mode is selected, oscillation stabilization processing is not needed. However, be sure to use the input clock within the range specified in the electrical characteristics.

For the procedure for selecting the high-speed system clock frequency f_{MX} as the CPU clock, refer to Section 2.2 to Section 2.5.



2.1.2 Procedure for stopping X1 oscillator operation

To stop the oscillation of the X1 oscillator, set the following clock-related registers according to the procedure below:

(1) Set the CPU clock to a clock whose count source is not the high-speed system clock frequency f_{MX} .

(2) Write 1 to the MSTOP bit in the CSC register to stop the operation of the X1 oscillator.



2.1.3 Procedure for switching CPU clock (pre-switchover clock: f_{MX})

Figure 2.2 shows the procedure for switching the X1 oscillation clock to any available clock as the CPU clock.

	X1 clock oscillates							
	To oscillate high-speed OCO	To oscillate X1 clock	To oscillate set XT1 clock	To oscillate low-speed OCO				
1. CMC register	Ļ	ţ	*[EXCLKS, OSCSELS] =01b(XT1 oscillation mode) =11b(external clock input) *[AMPHS1, AMPHS0]=xxb	Ļ				
2. OSMC register	Ļ	Ļ	*RTCLPC=x	Ļ				
3. CKSEL register	Ļ	Ļ	*SELLOSC=0	*SELLOSC=1 (Low-speed OCO starts operating.)				
4. OSTS register	Ļ	Ļ	Ļ	Ļ				
5. HOCODIV register	*HOCODIV[2:0]=xxxb	Ļ	Ļ	Ļ				
6. CSC register	*HIOSTOP=0 (High-speed OCO starts operating.)	Ļ	*XTSTOP=0 (XT1 oscillator starts operating.)	Ļ				
7. Wait for oscillation to stabilize	*Secure the stabilization wait time by a program.	Ļ	*Secure the stabilization wait time by a program.	Ļ				
8. MDIV register	*MDIV[2:0]=xxxb	•MDIV[2:0]=xxxb	Ļ	Ļ				
9. CKC register (Switch the clock)	*MCM0=0 (Select f _{MAIN} =f _{IH.})	Ļ	*CSS=1 (Select f _{CLK} =f _{SL})	*CSS=1 (Select f _{CLK} =f _{SL})				
10. CKC register (check switchover)	*Confirm MCS=0.	Ļ	*Confirm CLS=1.	*Confirm CLS=1.				
$\downarrow: \text{Settings not required} \qquad \qquad$								

Figure 2.2 Switchover from X1 clock



2.1.4 Cautions on the X1 oscillator

- When the X1 oscillator is not used, set both the EXCLK bit and the OSCSEL bit in the CMC register to 0 (input port mode).
- If the X1 clock oscillation frequency exceeds 10MHz, set the AMPH bit in the CMC register to 1. When the X1 clock oscillation frequency is in the range from 1 to 10MHz, setting the AMPH bit to 1 improves the oscillation margin.
- Before the X1 oscillator starts operating, the OSTS2 to OSTS0 bits in the OSTS register need to be set to a value equal to or greater than the count value which is to be checked by the OSTC register.
- When setting the MDIV register, make the frequency after division of f_{MP} be within between 1MHz and 32MHz (or 1MHz to 24MHz for grade-K and grade-Y products).
- If your X1 oscillator has any resonator, oscillation constants and oscillation stabilization time required for the X1 oscillator vary depending on the resonator used. Please consult the resonator manufacture to select an appropriate resonator and to determine the proper oscillator constants. Also adequately evaluate the oscillation on your system.

2.2 High-speed on-chip oscillator

After reset release, the high-speed on-chip oscillator is a clock source of the CPU clock. With option byte, one high-speed on-chip oscillator clock frequency can be selected from the incorporated clock sources 1/4/8/12/16/24/32/48/64 [MHz]. With a program, the high-speed on-chip oscillator clock frequency can be switched to 1/2/3/4/68/12/16/24/32/48/64 [MHz]. Figure 2.3 shows a block diagram of the high-speed on-chip oscillator.




Figure 2.3 Block diagram of high-speed on-chip oscillator

2.2.1 Procedure for starting high-speed on-chip oscillator operation

After reset release, the high-speed on-chip oscillator starts operating. To start the oscillator after the oscillator operation is stopped, set the following clock-related registers according to the procedure below.

(1) Write 0 to the HIOSTOP bit in the CSC register to start the high-speed on-chip oscillator.

(2) Check the elapsed oscillation stabilization time. Note 1

Note: Set the oscillation stabilization time with your software using a timer or software wait. The oscillation stabilization time varies depending on the settings to the FRQSEL4 bit in the option byte (000C2H/020C2H).

FRQSEL4=0: (max) 65µs, FRQSEL4 =1: (max) 105µs

For the procedure for selecting the high-speed on-chip oscillation clock frequency f_{IH} as the CPU clock, refer to Sections 2.1, 2.3 to 2.5.



2.2.2 Procedure for stopping high-speed on-chip oscillator

To stop the high-speed on-chip oscillator, set the following clock-related registers according to the procedure below.

(1) Set the CPU clock to a clock whose count source is not the high-speed on-chip oscillator clock frequency $f_{\rm IH}$.

(2) Write 1 to the HIOSTOP bit in the CSC register to stop the high-speed on-chip oscillator.



2.2.3 Procedure for switching CPU clock (pre-switchover clock: f_{IH})

Figure 2.4 shows the procedure for switching the high-speed on-chip oscillator clock to any available clock as the CPU clock.

	High-speed on-chip oscillator oscillates						
	To oscillate high-speed OCO	To oscillate X1 clock	To oscillate XT1 clock	To oscillate low-speed OCO			
1. CMC register	Ļ	*[EXCLK, OSCSEL] = 01b (X1 oscillation mode) = 11b (external clock input) *AMPH = x	*[EXCLKS, OSCSELS] = 01b (XT1 oscillation mode) = 11b (external clock input) *[AMPH1, AMPHS0] = xxb	Ļ			
2. OSMC register	Ļ	Ļ	*RTCLPC = x	Ļ			
3. CKSEL register	Ļ	Ļ	*SELLOSC = 0	*SELLOSC = 1 (Low-speed OCO starts operating.)			
4. OSTS register	Ļ	*OSTS[2:0] = xxxb	Ļ	Ļ			
5. HOCODIV register	*HOCODIV[2:0] = xxxb ^(Note 1)	Ļ	Ļ	Ļ			
6. CSC register	Ļ	*MSTOP = 0 (X1 oscillator starts operating.)	*XTSTOP = 0 (XT1 oscillator starts operating.)	Ļ			
7. Wait for oscillation to stabilize	Ļ	Read the OSTC register to check the elapsed oscillation stabilization time.	Secure the oscillation stabilization wait time by a program.	Ļ			
8. MDIV register	*MDIV[2:0] = xxxb ^(注1)	*MDIV[2:0] = xxxb	Ļ	Ļ			
9. CKC register (Switch clocks)	Ļ	*MCM0 = 1 (Select f _{MAIN} = f _{MX} .)	*CSS = 1 (Select f _{MAIN} = f _{SL} .)	*CSS = 1 (Select f _{MAIN} = f _{SL} .)			
10. CKC register (Check clock switchover)	Ļ	*Confirm MCS = 1.	*Confirm CLS = 1.	*Confirm CLS = 1.			
	f _{CLK} =f _{IH} (High-speed OCP clock has been selected.)	f _{CLK} =f _{MX} (X1 clock has been selected.)	f _{CLK} =f _{SUB} (XT1 clock has been selected.)	f _{CLK} =f _{IL} (Low-speed OCO clock has been selected.)			
↓ : Settings not required Note: To change the high-speed on-chip oscillator clock frequency f _{iH} to 64 or 48MHz from 32MHz or lower, set the MDIV[2:0] bits in the MDIV register to 001b (divided by 2) before setting the HOCODIV[2:0] bits in the HOCODIV register.							

Figure 2.4 Switchover from high-speed on-chip oscillator clock



2.2.4 Cautions on high-speed on-chip oscillator

- When setting the MDIV register, make the frequency after division of the main/PLL select clock frequency f_{MP} be within between 1MHz and 32MHz (or between 1MHz and 24MHz for grade-K and grade-Y products).
- To select the PLL clock as the CPU/peripheral hardware clock when the high-speed on-chip oscillator clock frequency is set to 48MHz or 24MHz with the FRQSEL[4:0] bits in the user option byte (000C2H/020C2H), do not set the CPU/peripheral hardware clock frequency (f_{CLK}) to 32MHz.
- When the high-speed on-chip oscillator clock frequency is set to 64MHz or 48MHz, set the MDIV register to 01h (f_{MP}/2).
- To restart the high-speed on-chip oscillator, the oscillation stabilization time is required. The oscillation stabilization time varies depending on the settings to the FRQSEL4 bit in the user option byte (000C2H/020C2H): [when FRQSEL4=0, the time is 65µs (max.), when FRQSEL4=1, the time is 105µs (max.)]. Implement the oscillation stabilization time with your software using timers or software wait.

2.3 Low-speed on-chip oscillator

The low-speed on-chip oscillator operates at 15kHz and can be selected as a clock source of the CPU clock. After reset release, the low-speed on-chip oscillator stops operating. In STOP mode, the low-speed on-chip oscillator does not stop its oscillation. **Figure 2.5** shows a block diagram of the low-speed on-chip oscillator.




Figure 2.5 Block diagram of low-speed on-chip oscillator

2.3.1 Procedure for starting low-speed on-chip oscillator

After reset release, the low-speed on-chip oscillator stops operating. To restart the low-speed on-chip oscillator, set the clock-related registers according to the procedure below:

(1) Write 1 to the SELLOSC bit in the CKSEL register to start the low-speed on-chip oscillator operation. Note 1

Note: The low-speed on-chip oscillator also starts its operation when the WUTMMCK0 bit in the OSMC register is set to 1.

For the procedure for selecting the low-speed on-chip oscillator clock frequency f_{IL} as the CPU clock, refer to **Sections 2.1** and **2.2**.



2.3.2 Procedure for stopping low-speed on-chip oscillator

To stop the low-speed on-chip oscillator, set the following clock-related registers according to the procedure below.

- (1) Set the CPU clock to a clock whose count source is not the high-speed on-chip oscillator clock frequency f_{IH} .
- (2) Set the SELLOSC bit in the CKSEL register and the WUTTMMCK0 bit in the OSMC register to 0 to stop the low-speed on-chip oscillator operation.



2.3.3 Procedure for switching CPU clock (pre-switchover clock: f_{IL})

Figure 2.6 shows the procedure for switching the low-speed on-chip oscillator clock to any available clock as the CPU clock.

		Low-speed on-chip	o oscillator oscillates	
	To oscillate high-speed OCO	To oscillate X1 clock	To oscillate XT1 clock	To oscillate low-speed OCO
1. CMC register	Ļ	*[EXCLK, OSCSEL] = 01b (X1 oscillation mode) = 11b (external clock input) *AMPH = x	_	Ļ
2. OSTS register	Ļ	*OSTS[2:0]=xxxb	-	Ļ
3. HOCODIV register	*HOCODIV[2:0]=xxxb ^(Note 1)	Ļ	-	Ļ
4. CSC register	*HIOSTOP= 0 (High-speed OCO starts operating.)	*MSTOP= 0 (X1 oscillator starts operating.)	-	Ļ
5. Wait for oscillation to stabilize	Secure the oscillation stabilization wait time by a program.	Read the OSTC register to check the elapsed oscillation stabilization time.	-	Ļ
6. Set f _{MP}	*SELPLL= 0 (Select clock through mode.)	*SELPLL = 0 (Select clock through mode.)	-	Ļ
7.Check the clock switched from f_{MP}	Confirm SELPLLS = 0. (fMP = fMAIN selected)	$\frac{\text{Confirm SELPLLS} = 0.}{(f_{MP} = f_{MAIN} \text{ selected})}$	-	Ļ
8. MDIV register	*MDIV[2:0] = xxxb	*MDIV[2:0] = xxxb	_	Ļ
9. CKC register (Select main system clock f _{MAIN} .)	*MCM0 = 0	*MCM0 = 1	-	Ļ
10. CKC register (Switchover confirmation)	Confirm MCS = 0. ($f_{MP} = f_{MAIN} = f_{H}$ selected)	Confirm MCS = 1. (f _{MP} = f _{MAIN} = f _{MX} selected)	-	Ļ
11. CKC register (Select CPU/peripheral hardware clock f _{CLK})	*CSS = 0 (Select f _{CLK} = f _{MAIN} .)	*CSS = 0 (Select f _{CLK} = f _{MAIN} .)	-	Ļ
12. CKC register (Switchover confirmation)	*Confirm CLS = 0.	*Confirm CLS = 0.	_	Ļ
Arrow (↓): Settings not —: No settings	required f _{CLK} =f _{IH} (High-speed OCO clock has been selected.)	$f_{CLK}=f_{MX}$ (X1 clock has been selected.)	Prohibited to change	f _{CLK} =f _{IL} (Low-speed OCO clock has bee selected.)

Figure 2.6 Switchover from low-speed on-chip oscillator clock



2.3.4 Cautions on low-speed on-chip oscillator

- To select the low-speed on-chip oscillator for the count source of the timer RJ, write 1 to the WUTMMCK0 bit in the OSMC register. Writing 1 to the WUTMMCK0 bit starts the operation of the low-speed on-chip oscillator.
- When the low-speed on-chip oscillator clock is used as the peripheral hardware clock, operations of A/D converters and IICA cannot be guaranteed.
- When setting the TRD_CKSEL bit in the CKSEL register to 1 (select the subsystem/low-speed on-chip oscillator select clock frequency f_{SL} as the timer RD clock), select f_{SL} as the CPU clock before setting the TRD0EN bit in the PER1 register to 1.

2.4 XT1 oscillator

The XT1 oscillator is a clock generator which is connected to the XT1/XT2 pin, or an external circuit which inputs to the EXCLKS pin, and respectively generates the internal clock (the XT1 clock oscillation frequency f_{XT} , the external subsystem clock frequency f_{EXS}). The clocks generated by the XT1 oscillator can be used for the source of the CPU clock. Even after the transition to STOP mode, the XT1 oscillator does not stop oscillating. **Figure 2.7** is a block diagram of the XT1 oscillator.




Figure 2.7 Block diagram of XT1 oscillator

2.4.1 Procedure for starting XT1 oscillator

After reset release, the pins P123 and P124 to which the pins XT1 and XT2 are respectively assigned, function as an input port pin and the XT1 oscillator stops operating. To restart the XT1 oscillator, set the following clock-related registers according to the procedure below:

(1) Set the EXCLKS, OSCSELS, AMPHS1 and AMPHS0 bits in the CMC register. Note 1

CMC.[EXCLKS:OSCSELS]=01b (XT1 oscillation mode) or 11b (external clock input mode)

- (2) Set the SELLOSC bit in the CKSEL register to 0.
- (3) Write 0 to the XTSTOP bit in the CSC register to enable the XT1 oscillator operation.
- (4) Confirm the elapsed oscillation stabilization time. Note 2

Notes:1. The CMC register can be written only once after reset release.

2. The stabilization oscillation time varies depending on the resonator used. Please consult the resonator manufacture to select an appropriate oscillation stabilization time and adequately evaluate the oscillation on your system. When external clock input mode is selected, oscillation stabilization time is not required. However, be sure to use the input clock within the specified range of electrical specifications.

For the procedure for selecting the subsystem clock frequency f_{SUB} as the CPU clock, refer to Sections 2.1 and 2.2.



2.4.2 Procedure for stopping XT1 oscillator

To stop the XT1 oscillator, set the following clock-related registers according to the procedure below:

- (1) Set the CPU clock to a clock whose count source is not the subsystem clock f_{SUB} .
- (2) Write 1 to the XTSTOP bit in the CSC register to stop the XT1 oscillator operation.



2.4.3 Procedure for switching CPU clock (pre-switchover clock: f_{SUB})

Figure 2.8 shows the procedure for switching the XT1 oscillator clock to any available clock as the CPU clock.

	XT1 clock oscillates						
	To oscillate high-speed OCO		To oscillate X1 clock		To oscillate XT1 clock		To oscillate low-speed OCO
1. CMC register	Ļ		*[EXCLK, OSCSEL] = 01b (external X1 oscillation mode) = 11b (external clock input) *AMPH = x		Ļ		-
2. OSTS register	Ļ		*OSTS[2:0] = xxxb		Ļ		-
3. HOCODIV register	*HOCODIV[2:0] = xxxb		Ļ		Ļ		-
4. CSC register	*HIOSTOP = 0 (High-speed OCO starts operating.)		*MSTOP = 0 (X1 oscillator starts operating.)		Ļ		-
5. Wait for oscillation to stabilize	*Secure the oscillation stabilization time with a program.		*Read the OSTC register to check the elapsed oscillation stabilization time.		Ļ		-
6. Set f _{MP} (Clock switchover)	*SELPLL = 0 (Select clock through mode.)		*SELPLL = 0 (Select clock through mode.)		Ļ		-
7.Check the clock switched from f_{MP}	*Confirm SELPLLS = 0. ($f_{MP} = f_{MAIN}$ selected)		*Confirm SELPLLS = 0. ($f_{MP} = f_{MAIN}$ selected)		Ļ		-
8. MDIV register	*MDIV[2:0] = xxxb		*MDIV[2:0] = xxxb		Ļ		-
9. CKC register (Select main system clock f _{MAIN} .)	*MCM0 = 0 ($f_{MP} = f_{MAIN} = f_{IH}$ selected)		*MCM0 = 1 ($f_{MP} = f_{MAIN} = f_{MX}$ selected)		Ļ		-
10. CKC register (Check switchover)	*Confirm MCS = 0.		*Confirm MCS = 1.		Ļ		-
11. CKC register (Switch the clock.)	$\label{eq:CSS} \begin{split} ^{*}CSS &= 0 \\ (f_{CLK} = f_{MAIN}(f_{IH}) \text{ selected}) \end{split}$		$\label{eq:CSS} \begin{split} ^*CSS &= 0 \\ (f_{CLK} = f_{MAIN}(f_{MX}) \text{ selected}) \end{split}$		Ļ		-
12. CKC register (Check switchover)	*Confirm CLS = 0.		*Confirm CLS = 0.		Ļ		-
↓ : settings not required							
-: no settings	f _{CLK} =f _{IH} (High-speed OCO clock has been selected.)		f _{CLK} =f _{MX} (X1 clock has been selected.)		f _{CLK} =f _{SUB} (XT1 clock has bee selected.)		Prohibited to change

Figure 2.8 Switchover from XT1 clock



2.4.4 Cautions on XT1 oscillator

- The subsystem clock (f_{SUB}) cannot be used in products with 20, 30 and 32 pins as well as grade-Y products.
- When the XT1 oscillator is not used, set both the EXCLKS and OSCSELS bits in the CMC register to 0 (input port mode).
- When a resonator is used in your XT1 oscillator, oscillation constants and the oscillation stabilization time vary depending on the resonator used. Thus, please consult the resonator manufacturer to select an appropriate resonator and the oscillation stabilization time and sufficiently evaluate oscillation with your system.
- When the subsystem clock is used as the peripheral hardware clock, the operations of the A/D converter and IICA are not guaranteed.
- When setting the TRD_CKSEL bit in the CKSEL register to 1(select the subsystem/low-speed on-chip oscillator select clock frequency f_{SL} as the timer RD clock), select f_{SL} as the CPU clock before setting the TRD0EN bit in the PER1 register to 1.

2.5 PLL circuit

The clocks that can be obtained by multiplying the high-speed system clock frequency (f_{MX}) or the high-speed on-chip oscillator clock frequency (f_{IH}) are used as a clock source of the CPU clock. **Figure 2.9** shows a block diagram of the PLL circuit.




Figure 2.9 Block diagram of PLL circuit



2.5.1 Procedure for starting oscillation of the PLL circuit

After reset release, the PLL circuit stops operating. To restart the PLL circuit operation, set the following clock-related registers according to the procedure below:

- (1) Set the PLLMUL, PLLDIV0, PLLDIV1 and LCKSEL[1:0] bits in the PLLCTL register.
- (2) Wait for the selection of the PLL multiplication value to become effective. (After setting the PLLMUL bit, wait for at least 1μ s.)
- (3) Write 1 to the PLLON bit in the PLLCTL register to enable the operation of the PLL circuit.
- (4) Monitor the LOCK bit in the PLLSTS register to check the elapsed oscillation stabilization time. (The desired time is 40µs or more.)

Note: 1. Refer to **Table 2.1** for the combination of input clocks and output clocks that can be used in the PLL circuit. Do not apply any combination of clocks which is not specified in the table.

2.5.2 Procedure for stopping the oscillation of the PLL circuit

To stop the oscillation of the PLL circuit, set the following clock-related registers according to the procedure below:

- (1) Write 0 to the SELPLL bit in the PLLCTL register to enter clock through mode.
- (2) With the SELPLLS bit in the PLLSTS register, check that the transition to clock through mode has been completed.
- (3) Write 0 to the PLLON bit in the PLLCTL register to stop the PLL circuit.



2.5.3 Procedure for switching CPU clock (pre-switchover clock: f_{PLL})

Figure 2.10 shows the procedure for switching the PLL clock to any available clock as the CPU clock. Figure 2.11 shows the procedure for switching the clock source f_{IH} or f_{MX} to the PLL clock.

PLL clock oscillates							
	When PLL clock source: f_{IH}	When PLL clock source: \mathbf{f}_{MX}					
, , , , , , , , , , , , , , , , , , ,							
	To oscillate high-speed OCO	To oscillate X1 clock	To oscillate XT1 clock	To oscillate low-speed OCO			
1. PLLCTL register	*SELPLL= 0 ($f_{MP} = f_{MAIN} = f_{IH}$ selected)	*SELPLL = 0 (f _{MP} = f _{MAIN} = f _{MX} selected)	-				
2. PLLSTS register	*Confirm PLLSTS=0. $(f_{CLK} = f_{MAIN}(f_{IH}))$	*Confirm PLLSTS = 0. (f _{CLK} = f _{MAIN} (f _{MX}))	-				
3. PLLCTL register	*PLLON = 0	*PLLON = 0	-				
4. MDIV register	*MDIV[2:0] = xxxb	*MDIV[2:0] = xxxb	-	-			
5. HOCODIV register	*HOCODIV[2:0] = xxxb	Ļ	-	-			
↓ : settings not require —: no settings							
	f _{CLK} =f _{IH} (High-speed OCO clock has been selected)	$f_{CLK}=f_{MX}$ (X1 clock has been selected)	Prohibited to change	Prohibited to change			

Figure 2.10 Switchover from PLL clock






Figure 2.11 Switchover to PLL clock



2.5.4 Cautions on PLL clock

- When setting the MDIV register, make the frequency after division of the main/PLL select clock frequency f_{MP} be within between 1MHz and 32MHz (or 1MHz to 24MHz for grade-K and grade-Y products). In addition, when the PLLDIV1 bit in the PLLCTL register is set to 1 (f_{PLL} >32MHz), set the MDIV register to 01h (f_{MP} /2).
- For a combination of input clocks and output clocks that can be used as the PLL clock, refer to **Table 2.1**. Do not apply any combination which is not specified in **Table 2.1**.

Input clock		Output clock			
Input clock	PLLMUL	PLLDIV0	PLLDIV0 PLLDIV1*Note 1 LCKSEL		Output clock
4MHz+2%	0 (multiplied by 12) 0 (divided by 2) 0 (f _{PLL} \leq 32MHz)	01b (64µs)	24MHz		
4 MITIZ ±2 <i>%</i>	1 (multiplied by 16)	0 (divided by 2)	0 (f _{PLL} ≤32MHz)	10b (128µs)	32MHz
	0 (multiplied by 12)	1 (divided by 4)	$0 (f_{PLL} \leq 32 MHz)$		24MHz
8MHz+2%	0 (multiplied by 12)	0 (divided by 2)	1 (f _{PLL} >32MHz)	10h(64uc)	48MHz
δINIΠ2±2%	1 (multiplied by 16)	1 (divided by 4)	0 (f _{PLL} ≤32MHz)	10b (64µs)	32MHz
	1 (multiplied by 16)	1 (divided by 4)	1 (f _{PLL} >32MHz)		64MHz

Table 2.1 List of multiplied clocks

Note: 1. When the FRQSEL4 bit in the user option byte (000C2H/020C2H) is 1, set the PLLDIV1 bit to 0.

- When the clock monitor detects that the main system/PLL select clock has been stopped, the SELPLLS bit in the PLLSTS register is set to 0 (clock through mode). However, the value of the SELPLL bit in the PLLCTL register remains 1 (PLL-clock-selected mode).
- When selecting the PLL clock as the CPU/peripheral hardware clock while the high-speed on-chip oscillator clock frequency is set to 48MHz or 24MHz with the FRQSEL[4:0] bits in the user option byte (000C2H/020C2H), do not set the CPU/peripheral hardware clock frequency (f_{CLK}) to 32MHz.



2.6 Watchdog-dedicated low-speed on-chip oscillator

The watchdog-dedicated low-speed on-chip oscillator (WDT-dedicated low-speed on-chip oscillator) is used as the watchdog timer clock. When the WDTON bit in the user option byte (000C0H/020C0H) is set to 1, the WDT-dedicated low-speed on-chip oscillator starts oscillating after reset release, and the watchdog timer starts counting.

When the WDTON and WDSTBYON bits in the user option byte (000C0H/020C0H) has been respectively set to 1 and 0, and also the operating mode is shifted to HALT/STOP/SNOOZE mode, the WDT-dedicated low-speed on-chip oscillator stops oscillating. When HALT/STOP/SNOOZE mode is released, the WDT-dedicated low-speed on-chip oscillator restarts oscillating.

Figure 2.12 is a block diagram of the WDT-dedicated on-chip oscillator.




Figure 2.12 Block diagram of WDT-dedicated on-chip oscillator



3. Cautions on setting clocks

- Peripheral functions using the CPU/peripheral hardware clock need to be stopped before the CPU/peripheral hardware clock is changed.
- The CMC register can be written only once by an 8-bit memory manipulation instruction after reset release. If the setting to the CMC register is already done, the procedure for clock switchover and the following steps can be omitted.
- Execute the write access to the CMC, CSC, CKC, OSTS, and MDIV registers when the GCSC bit in the IAWCTL register is set to 0.



Website and Support <website and support,ws>

Renesas Electronics Website <u>http://www.renesas.com/</u>

Inquiries

http://www.renesas.com/contact/

All trademarks and registered trademarks are the property of their respective owners.



Revision History <revision history,rh>

Rev.	Date	Description		
		Page	Summary	
1.00	Sep. 1, 2016		1 st Edition	

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Handling of Unused Pins

Handle unused pins in accordance with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.
- 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

 The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do not access
 these addresses; the correct operation of LSI is not guaranteed if they are accessed.
- 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal.
 Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products

Before changing from one product to another, i.e. to a product with a different part number, confirm that the change will not lead to problems.

— The characteristics of Microprocessing unit or Microcontroller unit products in the same group but having a different part number may differ in terms of the internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for
 the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use
 of these circuits, software, or information.
- Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade. as indicated below.
- "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries. (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Refer to "http://www.renesas.com/" for the latest and detailed information.

RENESAS

SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Renesa Electronics America Inc. 2001 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130 Renesas Electronics Canada Limited 9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3 Tel: +1-905-237-2004 Renesas Electronics Curope Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-555100, Fax: +44-1628-585-900 Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +92-11-5503-0, Fax: +49-211-6503-1327 Renesas Electronics (China) Co., Ltd. Room 1709, Quantum Plaza, No.27 ZhiChunLu Haldian District, Beijing 100191, P.R.China Tel: +92-212-250-2086, Fax: +82-11-6503-1327 Renesas Electronics (China) Co., Ltd. Room 1709, Quantum Plaza, No.27 ZhiChunLu Haldian District, Shanghai, P. R. China 200333 Tel: +82-212-226-0888, Fax: +86-21-222-0999 Renesas Electronics Shangahi) Co., Ltd. Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333 Tel: +82-2226-0888, Fax: +86-22220-0999 Renesas Electronics Taiwan Co., Ltd. Unit 1501-1611, 116/F., Tower 2, Grand Contury Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +852-2265-6688, Fax: +852 2886-9022 Renesas Electronics Taiwan Co., Ltd. 43F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +852-2000, Fax: +862 -2175-9670 Renesas Electronics Malaysia Sdn.Bhd. Mont 1207. Robot S., Hoshing North Road, Taipei 10543, Taiwan Tel: +656-213-000, Fax: +865 -2137-0300 Renesas Electronics Malaysia Sdn.Bhd. North 1207. Robot S., Meana Amoorp. Amoorp Trade Centre, No. 18, Jin Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +65-3755-5930, Fax: +60-37955-9510 Renesas Electronics Malaysia Sdn.Bhd. North 70.0 Flox B. Meana Taipei -105-4703777 Renesas Electronics India PVI. Ltd. No.7777, L00 Feler Road, HALII Slage, Indiranagar, Bangalore, India Tel: +91-90-6720370, Fax: +81-90-67208777