An application such as a handheld ultrasound requires complex clocking for a central FPGA, SoC and ASIC. Renesas's VersaClock® 6E family of products offers a wide range of I/O configurations allowing customers to ‘right-size’ the clock to their design, resulting in the smallest footprint device for the application. Our wide range of buffers allows for clock fanouts with minimal additive jitter while supporting customers.

Image
Handheld Ultrasound Scanner