## DESCRIPTION

This document describes the specification for the F1956 Digital Step Attenuator. The F1956 is part of Renesas' Glitch-Free ${ }^{\text {TM }}$ family of DSAs optimized for the demanding requirements of Base Station (BTS) radio cards and numerous other non-BTS applications. This device is offered in compact $5 \times 5 \mathrm{~mm} 32$-pin package with $50 \Omega$ input and output impedance for ease of integration into the radio or RF system.

## Competitive Advantage

The F1956 offers very high reliability due to its construction from a monolithic silicon die in a QFN package. The insertion loss is very low with minimal distortion. Additionally, the device is designed to have extremely accurate attenuations levels. These accurate attenuation level improves system SNR and/or ACLR by ensuring system gain is as close to targeted level as possible. Also, the very fast settling time in parallel mode is ideal for fast switching systems. Finally, the device is Glitch-Free ${ }^{T M}$ with less than 2 dB of ringing across the attenuation range in stark contrast to competing DSAs that glitch as much as 10dB during MSB state changes.

```
\(\checkmark\) Lowest insertion loss for best SNR
\(\checkmark\) Glitch-Free \({ }^{T M}\) technology to protect PA or ADC during transitions between attenuation states.
\(\checkmark\) Extremely accurate attenuation levels
\(\checkmark\) Ultra-low distortion
\(\checkmark\) MSL1 and 2000V HBM ESD
```


## Orderi ng I nformati on

## Features

- Serial and 7-bit Parallel Interface
- 31.75dB Range
- 0.25 dB steps
- Glitch-Free ${ }^{\text {TM: }}$ : low transient overshoot
- 500ns settling time
- Ultra linear > 64dBm IIP3
- Low Insertion Loss $<1.7 \mathrm{~dB}$ at 4 GHz
- Attenuation error $< \pm 0.2 \mathrm{~dB}$ at 4 GHz
- Bi-directional RF use
- 3.3 V or 5 V Supply
- 1.8 V or 3.3 V control logic
- Low Current Consumption: $350 \mu \mathrm{~A}$ typical
- $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ operating temperature
- $5 \times 5 \mathrm{~mm}$ thin 32-QFN package

Functional Block Di agram


## Part\# Details

| Part\# | Freq Range <br> (MHz) | Resolution / <br> Range (dB) | Control | IL <br> (dB) | Pinout |
| :--- | :---: | :--- | :--- | :--- | :---: |
| F1950 | $150-4000$ | $0.25 / 31.75$ |  <br> Serial | 1.3 | PE43702 <br> PE43701 |
| F1951 | $100-4000$ | $0.50 / 31.5$ | Serial <br> Only | 1.2 | HMC305 |
| F1952 | $100-4000$ | $0.50 / 15.5$ | Serial <br> Only | 0.9 | HMC305 |
| F1953 | $400-4000$ | $0.50 / 31.5$ |  <br> Serial | 1.3 | PE4302 <br> DAT-31R5 |
| F1956 | $\mathbf{1 - 6 0 0 0}$ | $\mathbf{0 . 2 5 / 3 1 . 7 5}$ |  <br> Serial | $\mathbf{1 . 4}$ | PE43705, <br> PE43712, <br> RFSA3715 |
| F1912 | $1-4000$ | $0.50 / 31.5$ |  <br> Serial | 1.6 | PE4312 <br> PE4302 |

## Absolute Maxi mum Ratings

| Parameter | Symbol | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| VDD to GND | VDD | -0.3 | +5.5 | V |
| d[6:0], DATA, CLK, LE, A0, A1, A2, Vmode | VCNTL | -0.3 | $\begin{gathered} \operatorname{Min}\left(V_{D D}+\right. \\ 0.3,3.9) \end{gathered}$ | V |
| RF1, RF2 | $\mathrm{V}_{\text {RF }}$ | -0.3 | +0.3 | V |
| Maximum Input Power applied to RF1 or RF2 (>100 MHz) | Prf |  | +34 | dBm |
| Operating Case Temperature |  |  | 105 | ${ }^{\circ} \mathrm{C}$ |
| Continuous Power Dissipation |  |  | 1.5 | W |
| Maximum Junction Temperature | TJ max |  | +150 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | Tst | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10s) | TLEAD |  | +260 | ${ }^{\circ} \mathrm{C}$ |
| Electrostatic Discharge - HBM (JEDEC/ESDA JS-001-2012) | VESDHBM |  | $\begin{gathered} 1500 \\ \text { (Class 1C) } \end{gathered}$ | V |
| ESD Voltage - CDM (Per J ESD22-C101F) | VESDCDM |  | $\begin{gathered} 500 \\ \text { (Class C2) } \\ \hline \end{gathered}$ | V |

Stresses above those listed above may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ESD CAUTION

This product features proprietary protection circuitry. However, it may be damaged if subjected to high energy ESD. Please use proper ESD precautions when handling to avoid damage or loss of performance.

## Package Thermal and Moisture Characteristics

$\theta_{\mathrm{JA}}$ (Junction - Ambient)
$\theta_{\mathrm{Jc}}$ (Junction - Case) [The Case is defined as the exposed paddle] Moisture Sensitivity Rating (Per J-STD-020)
$40^{\circ} \mathrm{C} / \mathrm{W}$
$4^{\circ} \mathrm{C} / \mathrm{W}$
MSL1

## F1956 Recommended Operating Conditions

| Parameter | Symbol | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage(s) | VDD |  | 3.00 |  | 5.25 | V |
| Operating Temperature Range | TCASE | Case Temperature | -40 |  | +105 | ${ }^{\circ} \mathrm{C}$ |
| Frequency Range | $\mathrm{F}_{\mathrm{RF}}$ |  | 1 |  | 6000 | MHz |
| RF CW Input Power | Pcw | RF1 or RF2 |  |  | See Figure 1 | dBm |
| RF Peak Input Power | $P_{\text {peak }}$ | RF1 Port, $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$, $\mathrm{T}_{\text {CASE }}=85^{\circ} \mathrm{C}$, <br> $\mathrm{F}_{\mathrm{RF}}>500 \mathrm{MHz}$, WCDMA, 3GPP, <br> Downlink, 64 DPCH, <br> Chip rate $=3.84 \mathrm{MSPS}$, <br> Avg. $\mathrm{Pin}=+22 \mathrm{dBm}$ |  |  |  |  |
|  |  | 1\% |  |  | 28.9 | dBm |
|  |  | 0.1\% |  |  | 30.7 |  |
|  |  | 0.01\% |  |  | 32.3 |  |
|  |  | 0.001\% |  |  | 33.2 |  |
| RF Source Impedance | ZRFI | Single-Ended |  | 50 |  | $\Omega$ |
| RF Load Impedance | ZRFO | Single-Ended |  | 50 |  | $\Omega$ |



Figure 1. Maximum Operating RF input power vs I nput Frequency

## F1956 SPECIFICATION

Specifications apply at $\mathrm{V}_{\mathrm{DD}}=+3.3 \mathrm{~V}$, $\mathrm{T}_{\text {CASE }}=+25^{\circ} \mathrm{C}, \mathrm{F}_{\mathrm{RF}}=2 \mathrm{GHz}, 0.25 \mathrm{~dB}$ steps unless otherwise noted. Minimum Attenuation $D[6: 0]=[0000000]$, Maximum Attenuation $D[6: 0]=[1111111]$, EVKit losses are de-embedded unless otherwise noted.

| Parameter | Symbol | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Logic Input High | $\mathrm{V}_{\mathrm{H}}$ | CLK, LE, DATA, D[6:0], A0, A1, A2, V MODE |  |  |  |  |
|  |  | $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}$ | $1.17^{2}$ |  | $V_{D D}$ | V |
|  |  | $3.6 \mathrm{~V}<\mathrm{V}_{\mathrm{DD}}$ | $1.17^{1}$ |  | 3.6 |  |
| Logic Input Low | VIL | CLK, LE, DATA, D[6:0], AO, A1, A2, V MODE |  |  | 0.63 | V |
| Logic Current | $\mathrm{IIH}, \mathrm{IIL}^{\text {l }}$ | Individual Pins | -95 |  | +95 | $\mu \mathrm{A}$ |
| Supply Current | IDD |  |  | 350 | 800 | $\mu \mathrm{A}$ |
| Attenuation Range | ATTRNG | No missing codes |  | 31.75 |  | dB |
| Minimum Gain Step | LSB | $\mathrm{F}_{\mathrm{RF}} \leq 4.5 \mathrm{GHz}$ |  | 0.25 |  | dB |
|  |  | $\mathrm{F}_{\text {RF }} \leq 6.5 \mathrm{GHz}$ |  | 0.50 |  |  |
|  |  | $\mathrm{F}_{\mathrm{RF}} \leq 8.5 \mathrm{GHz}$ |  | 1.00 |  |  |
| DSA Settling time | тset | Max to Min Attenuation to settle to within 0.5 dB of final value |  | 0.9 |  | $\mu \mathrm{S}$ |
|  |  | Min to Max Attenuation to settle to within 0.5 dB of final value |  | 1.8 |  |  |
| Video Feedthrough RF1, RF2 ports | VIDFT | Measured at RF ports with 2.5 ns rise time, 0 to 3.3 V control pulse |  | 10 |  | mV Vpp |
| Maximum spurious level on any RF port ${ }^{4}$ | Spurmax | Spur Freq ~ 2.2MHz |  | -140 |  | dBm |
| Serial Clock Speed | Fcık | SPI 3 wire bus |  |  | 25 | MHz |
| Parallel to Serial Setup | A | SPI 3 wire bus | 100 |  |  | ns |
| Serial Data Hold Time | B | SPI 3 wire bus | 10 |  |  | ns |
| LE Delay | C | SPI 3 wire bus Time from final serial clock rising edge | 10 |  |  | ns |
| Maximum Switching Rate | SW SaAtE |  |  | 25 |  | kHz |

Specification Notes:
Note 1: Items in min/max columns in bold italics are guaranteed by Test.
Note 2: Items in min/max columns that are not bold/italics are guaranteed by Design Characterization.
Note 3. The input 0.1 dB compression point is used as a linearity figure of merit. The recommended maximum input power is specified as the lesser of the two values from RF CW Power (Figure 1) and the RF Average Power (Recommended Operating Conditions Table).
Note 4: $\quad$ Spurious due to on-chip negative voltage generator. Typical generator fundamental frequency is 2.2 MHz .

## F1956 SPECIFICATI ON (CONTINUED)

Specifications apply at $\mathrm{V}_{\mathrm{DD}}=+3.3 \mathrm{~V}$, $\mathrm{T}_{\text {CASE }}=+25^{\circ} \mathrm{C}, \mathrm{F}_{\mathrm{RF}}=2 \mathrm{GHz}, 0.25 \mathrm{~dB}$ steps unless otherwise noted. Minimum Attenuation $\mathrm{D}[6: 0]=[0000000]$, Maximum Attenuation $\mathrm{D}[6: 0]=[1111111]$, EVKit losses are de-embedded unless otherwise noted.

| Parameter | Symbol | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Insertion Loss | IL | $1 \mathrm{MHz}<\mathrm{F}_{\text {RF }} \leq 2 \mathrm{GHz}$ |  | 1.3 | 1.8 | dB |
|  |  | $2 \mathrm{GHz}<\mathrm{F}_{\mathrm{RF}} \leq 3 \mathrm{GHz}$ |  | 1.3 | 1.9 |  |
|  |  | $3 \mathrm{GHz}<\mathrm{F}_{\mathrm{RF}} \leq 4 \mathrm{GHz}$ |  | 1.6 | 2.2 |  |
|  |  | $4 \mathrm{GHz}<\mathrm{F}_{\mathrm{RF}} \leq 5 \mathrm{GHz}$ |  | 2.1 | 2.6 |  |
|  |  | $5 \mathrm{GHz}<\mathrm{F}_{\text {RF }} \leq 6 \mathrm{GHz}$ |  | 2.6 | 3.0 |  |
| Relative Phase (Amin vs. Amax) | $\Phi \Delta$ | $\mathrm{F}_{\mathrm{RF}}=1 \mathrm{GHz}$ |  | 12 |  | deg |
|  |  | $\mathrm{F}_{\mathrm{RF}}=2 \mathrm{GHz}$ |  | 25 |  |  |
|  |  | $\mathrm{F}_{\mathrm{RF}}=4 \mathrm{GHz}$ |  | 55 |  |  |
|  |  | $\mathrm{F}_{\mathrm{RF}}=6 \mathrm{GHz}$ |  | 90 |  |  |
| Step Error (Differential Non-Linearity) | DNL | Max error between adjacent steps |  | 0.10 | 0.19 | dB |
| Absolute Attenuation Error (Integral Non-Linearity) | INL | Max Error for state 19.75dB, $\mathrm{FRF}=2 \mathrm{GHz}$ | -0.4 | 0.1 | +0.5 | dB |
|  |  | Max Error, over all states $\mathrm{F}_{\mathrm{RF}}=2 \mathrm{GHz}$ | -0.8 |  | +0.5 |  |
| Input Return Loss | $\mathrm{S}_{11}$ | $1 \mathrm{MHz}<\mathrm{F}_{\text {RF }} \leq 2 \mathrm{GHz}$ |  | 20 | 15 | dB |
|  |  | $2 \mathrm{GHz}<\mathrm{F}_{\mathrm{RF}} \leq 4 \mathrm{GHz}$ |  | 20 | 15 |  |
|  |  | $4 \mathrm{GHz}<\mathrm{F}_{\mathrm{RF}} \leq 6 \mathrm{GHz}$ |  | 14 | 7 |  |
| Output Return Loss | $\mathrm{S}_{22}$ | $1 \mathrm{MHz}<\mathrm{F}_{\text {RF }} \leq 2 \mathrm{GHz}$ |  | 18 | 14 | dB |
|  |  | $2 \mathrm{GHz}<\mathrm{F}_{\text {RF }} \leq 4 \mathrm{GHz}$ |  | 16 | 12 |  |
|  |  | $4 \mathrm{GHz}<\mathrm{F}_{\mathrm{RF}} \leq 6 \mathrm{GHz}$ |  | 11 | 7 |  |
| Input IP3 | IIP3 | $\mathrm{P}_{\mathrm{IN}}=+10 \mathrm{dBm}$ per tone 50 MHz Tone Separation |  |  |  |  |
|  |  | Attn $=0.00 \mathrm{~dB}$ |  | 64 |  | dBm |
|  |  | Attn $=15.75 \mathrm{~dB}$ |  | 64 |  |  |
|  |  | Attn $=31.75 \mathrm{~dB}$ |  | 64 |  |  |
|  |  | $\begin{aligned} & \text { Attn }=0.00 \mathrm{~dB} \\ & \mathrm{PIN}=+22 \mathrm{dBm} \text { per tone } \end{aligned}$ 1MHz Tone Separation |  |  |  |  |
|  |  | $\mathrm{F}_{\mathrm{RF}}=0.7 \mathrm{GHz}$ | 60 | 63.4 |  | dBm |
|  |  | $\mathrm{F}_{\mathrm{RF}}=1.8 \mathrm{GHz}$ | 60 | 63.4 |  |  |
|  |  | $\mathrm{F}_{\mathrm{RF}}=2.2 \mathrm{GHz}$ | 60 | 64.1 |  |  |
|  |  | $\mathrm{F}_{\mathrm{RF}}=2.6 \mathrm{GHz}$ | 60 | 63.3 |  |  |
| Input 0.1dB Compression ${ }^{3}$ | $\mathrm{P}_{0.1 \mathrm{~dB}}$ | $\mathrm{F}_{\mathrm{RF}}=2 \mathrm{GHz}$, Attn $=10 \mathrm{~dB}$ |  | 34.5 |  | dBm |

Specification Notes:
Note 1: Items in min/max columns in bold italics are guaranteed by Test.
Note 2: Items in min/max columns that are not bold/italics are guaranteed by Design Characterization.
Note 3. The input 0.1 dB compression point is used as a linearity figure of merit. The recommended maximum input power is specified as the lesser of the two values from RF CW Power (Figure 1) and the RF Average Power (Recommended Operating Conditions Table).
Note 4: $\quad$ Spurious due to on-chip negative voltage generator. Typical generator fundamental frequency is 2.2 MHz .

## Programming Options

F1956 can be programmed using either the parallel or serial interface; selectable via $\mathrm{V}_{\text {MODE }}$ (pin 3). Serial mode is selected by floating $\mathrm{V}_{\text {MODE }}$ or pulling $\mathrm{V}_{\text {MODE }}$ to a logic high and parallel mode is selected by setting $V_{\text {mode }}$ to logic low.

## Serial Control Mode

F1956 Serial mode is selected by floating $\mathrm{V}_{\text {MODE }}$ (pin 3) or pulling it to logic high. The serial interface is a 16 -bit shift register made up of two words. The first 8 -bit word is the Attenuation word, which controls the DSA state. The second word is the address word, which uses only 3 of 8 -bits that must match the hard wired AO-A2 programming in order to change the DSA state. If no external connections are made to A0-A2 then internally they will default to 000 due to internal pull down resistors. If these 3 external preset address bits are not matched with the SPI loaded address bits then the current attenuator state will remain unchanged. This allows up to 8 serial-controlled devices to be used on a single board, which share a common DATA, CLK and LE.
When serial programming is used, all the parallel control input pins 26-32 can be left open or grounded. If a pin is grounded then an additional $25 \mu \mathrm{~A}$ will be drawn from the voltage supply per pin.
Set to either Logic High or Low
Set to Logic Low
MSB (Last In)

| Q15 | Q14 | Q13 | Q12 | Q11 | Q10 | Q9 | Q8 | Q7 | Q6 | Q5 | Q4 | Q3 | Q2 | Q1 | Q0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |



Figure 2. Two 8-bit words are comprised of 16bit serial in, parallel out shift register

Table 1. Truth Table for the Serial Address Word

| $\mathbf{A} \mathbf{7}$ <br> (MSB) | $\mathbf{A 6}$ | $\mathbf{A 5}$ | $\mathbf{A 4}$ | $\mathbf{A 3}$ | $\mathbf{A 2}$ | $\mathbf{A 1}$ | A0 | Address <br> Setting |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X | X | X | X | X | 0 | 0 | 0 | 000 |
| X | X | X | X | X | 0 | 0 | 1 | 001 |
| X | X | X | X | X | 0 | 1 | 0 | 010 |
| X | X | X | X | X | 0 | 1 | 1 | 011 |
| X | X | X | X | X | 1 | 0 | 0 | 100 |
| X | X | X | X | X | 1 | 0 | 1 | 101 |
| X | X | X | X | X | 1 | 1 | 0 | 110 |
| X | X | X | X | X | 1 | 1 | 1 | 111 |

Table 2. Truth Table for the Serial Control Word

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | DO <br> (LSB) | Attenuation <br> (dB) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0.5 |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 2 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 4 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 8 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 16 |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 31.75 |

## Serial Mode Default Condition

When the device is first powered up it will default to the Maximum Attenuation setting as described below: Note that for the F1956 in all cases logic high (1) has the attenuation stepped IN, while logic low (0) has the attenuation stepped OUT.

MSB (Last In)
LSB (First In)

| Q15 | Q14 | Q13 | Q12 | Q11 | Q10 | Q9 | Q8 | Q7 | Q6 | Q5 | Q4 | Q3 | Q2 | Q1 | Q0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| X | X | X | X | X | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Figure 3. Default register settings set for max attenuation and 000 Address Word

## Register Timing Diagram: (Note the Timing Spec Intervals in Blue)

With serial control, the F1956 can be programmed via the serial port on the rising edge of Latch Enable (LE) which loads the last 8 DATA line bits [formatted LSB (D0) first] resident in the SHIFT register followed by the Address Word into the ACTIVE register.


Figure 4. Serial Timing Diagram

Note - When Latch enable is high, the shift register is disabled and DATA is NOT continuously clocked into the shift register which minimizes noise. It is recommended that Latch enable be left high when the device is not being programmed.

Table 3. Serial Mode Timing Table

| Interval <br> Symbol | Description | Min <br> Spec | Max <br> Spec | Units |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{ps}}$ | Parallel to Serial Setup Time - From rising edge <br> of Vmode to rising edge of CLK for D5 | $\mathbf{1 0 0}$ | ns |  |
| $\mathrm{t}_{\mathrm{p}}$ | Clock high pulse width | 10 |  | ns |
| $\mathrm{t}_{\mathrm{cls}}$ | LE Setup Time - From the rising edge of CLK <br> pulse for D0 to LE rising edge minus half the <br> clock period. | 10 | ns |  |
| $\mathrm{t}_{\text {lew }}$ | LE pulse width | 30 |  | ns |
| $\mathrm{t}_{\text {dst }}$ | Data Setup Time - From the starting edge of <br> Data bit to rising edge of CLK | 10 | ns |  |
| $\mathrm{t}_{\text {dht }}$ | Data Hold Time - From rising edge of CLK to <br> falling edge of the Data bit. | 10 | ns |  |

## Parallel Control Mode

For the F1956 the user has the option of running in one of two parallel modes. Direct Parallel Mode or Latched Parallel Mode.

## Direct Parallel Mode:

Direct Parallel Mode is selected when $\mathrm{V}_{\text {MODE }}$ is a logic low and LE is a logic high. In this mode the device will immediately react to any voltage changes to the parallel control pins [pins $26-32$ ]. Use direct parallel mode for the fastest settling time.

## Latched Parallel Mode:

Latched Parallel Mode is selected when $\mathrm{V}_{\text {MODE }}$ is logic low and LE is toggled from logic low to high. To utilize Latched Parallel Mode:

- Set $\mathrm{V}_{\text {mode }}$ is logic low.
- Set LE to logic low.
- Adjust pins [26, 27, 28, 29, 30, 31, 32] to the desired attenuation setting. (Note the device will not react to these pins while LE is a logic low).
- Pull LE to a logic high. The device will then transition to the attenuation settings reflected by pins D6-D0.
- IF LE is pulled to a logic low then the attenuator will not change state.

Latched Parallel Mode implies a default state for when the device is first powered up with $V_{\text {MODE }}$ set for logic low and LE logic low. In this case the default setting is MAXIMUM Attenuation.

Table 4. Truth Table for the Parallel Control Word

| D6 | D5 | D4 | D3 | D2 | D1 | D0 | Attenuation <br> (dB) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0.5 |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 2 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 4 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 8 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 16 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 31.75 |



Figure 5. Latched Parallel Mode Timing Diagram

Table 5. Latched Parallel Mode Timing

| Interval <br> Symbol | Description | Min <br> Spec | Max <br> Spec | Units |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\text {sps }}$ | Serial to Parallel Mode Setup Time | 100 |  | ns |
| $\mathrm{t}_{\text {pdh }}$ | Parallel Data Hold Time | 10 |  | ns |
| $\mathrm{t}_{\mathrm{l}}$ | LE minimum pulse width | 10 |  | ns |
| $\mathrm{t}_{\text {pds }}$ | Parallel Data Setup Time | 10 |  | ns |

## TYpical Operating Conditions (TOC)

Unless otherwise noted for the TOC graphs on the following pages, the following conditions apply.

1. $\mathrm{V}_{\mathrm{DD}}=+3.30 \mathrm{~V}$
2. $\mathrm{T}_{\text {CASE }}=+25^{\circ} \mathrm{C}$
3. 50 MHz Tone Space
4. Serial Control
5. $P_{I N}=0 \mathrm{dBm}$
6. RF1 is the input port
7. Attenuation Setting $=0 \mathrm{~dB}$
8. EVKit losses (traces and connectors) are fully de-embedded

## Typical Operating Conditions (1)

## Insertion Loss vs Frequency



I nput Return Loss vs Frequency [All States]


## Output Return Loss vs Frequency [All States]



## Insertion Loss vs Attenuation



I nput Return Loss vs Attenuation


## Output Return Loss vs Attenuation



## TYpical Operating Conditions (2)



Worst Case Absolute Accuracy (LSB = 0.50dB)


Worst Case Absolute Accuracy (LSB = 1.00dB)


## Absolute Accuracy (LSB = 0.25dB)



Absolute Accuracy (LSB = 0.50dB)


## Absolute Accuracy (LSB = 1.00dB)



## Typical Operating Conditions (3)

## Worst Case Step Accuracy (LSB = 0.25dB)



Worst Case Step Accuracy (LSB = 0.50dB)


## Worst Case Step Accuracy (LSB = 1.00dB)



## Step Accuracy (LSB = 0.25dB)



Step Accuracy (LSB $=\mathbf{0 . 5 0 d B}$ )


## Step Accuracy (LSB = 1.00dB)



## Typical Operating Conditions (4)

## Relative Insertion Phase vs Frequency [All States]



I nput Compression (at 2GHz, Attn = OdB)


Input Compression (at 2GHz, Attn $=\mathbf{4 d B}$ )


Relative Insertion Phase vs Attenuation


I nput Compression (at 2GHz, Attn = 16dB)


Input Compression (at 2GHz, Attn $=\mathbf{3 1 . 7 5 d B}$ )


## TYpical Operating Conditions (5)

## I nput Compression (+25 ${ }^{\circ} \mathrm{C}$, 4GHz)



I nput I P3 vs Attenuation [2GHz]


I nput IP3 vs Frequency [Attn $=0 \mathrm{~dB}$, Pin $=+22 \mathrm{dBm}$ ]


I nput Compression (+25 ${ }^{\circ} \mathbf{C}, \mathbf{6 G H z}$ )


I nput I P3 vs Attenuation [3.92GHz]


## Package Outline Drawings

The package outline drawings are located at the end of this document. The package information is the most current data available and is subject to change without revision of this document.

## Pin Diagram

TOP View
(looking through the top of the package)


## Pin Descri ption

| Pin | Name | Function |
| :---: | :---: | :---: |
| 1 | DNC | This pin must be left open. |
| 2 | VDD | Main Supply. Use 3.3V or 5V. Bypass capacitor as close to pin as possible. |
| 3 | $\mathrm{V}_{\text {MODE }}{ }^{1}$ | Logic low for parallel mode. Logic high or NC for serial mode. |
| 4 | $\mathrm{AO}^{2}$ | Address bit A0 connection. |
| 5 | GND | Connect directly to paddle ground or as close as possible to pin with thru via. This pin is not internally connected |
| 6 | GND | Connect directly to paddle ground or as close as possible to pin with thru via. |
| 7 | RF1 | Device RF input or output (bi-directional). AC couple to this pin unless OV DC. |
| 8-17 | GND | Connect each pin directly to paddle ground or as close as possible to pin with thru vias. |
| 18 | RF2 | Device RF input or output (bi-directional). AC couple to this pin unless OV DC. |
| 19 | GND | Connect directly to paddle ground or as close as possible to pin with thru via. |
| 20 | NC | No internal connection. These pins can be left unconnected, voltage applied, or connected to ground (recommended). |
| 21 | $A 2^{2}$ | Address bit A2 connection. |
| 22 | $\mathrm{Al}^{2}$ | Address bit A1 connection. |
| 23 | $\mathrm{LE}^{1}$ | Serial interface latch enable input. |
| 24 | CLK ${ }^{1}$ | Serial interface clock input. |
| 25 | DATA ${ }^{1}$ | Serial interface data input. |
| 26 | D6 ${ }^{1}$ | Parallel control bit, 16dB. Ground pin if not used. |
| 27 | D5 ${ }^{1}$ | Parallel control bit, 8dB. Ground pin if not used. |
| 28 | D4 ${ }^{1}$ | Parallel control bit, 4dB. Ground pin if not used. |
| 29 | D3 ${ }^{1}$ | Parallel control bit, 2dB. Ground pin if not used. |
| 30 | D2 ${ }^{1}$ | Parallel control bit, 1dB. Ground pin if not used. |
| 31 | D1 ${ }^{1}$ | Parallel control bit, 0.5 dB . Ground pin if not used. |
| 32 | D0 ${ }^{1}$ | Parallel control bit, 0.25 dB . Ground pin if not used. |
| EP | Exposed Paddle | Connect to Ground with multiple vias for good thermal and RF performance. |

1. There is a $100 \mathrm{k} \Omega$ pull-up resistor.
2. There is a $100 \mathrm{k} \Omega$ pull-down resistor to ground.

EvKıt Picture


## EVKıt / Applications Circuit



## EVKıt BOM (Rev 2)

| Item \# | Part Reference | QTY | DESCRIPTION | Mfr. Part \# | Mfr. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $\begin{gathered} \hline \mathrm{C} 1-\mathrm{Cl1}, \mathrm{C} 14, \\ \mathrm{C} 15, \mathrm{C} 16 \end{gathered}$ | 14 | 100pF $\pm 5 \%$, 50V, COG Ceramic Capacitor (0402) | GRM1555C1H101J | MURATA |
| 2 | C18, C20, C22 | 3 | $1000 \mathrm{pF} \pm 5 \%, 50 \mathrm{~V}$, COG Ceramic Capacitor (0402) | GRM1555C1H102 | MURATA |
| 3 | C17, C19, C21 | 3 | $10 \mathrm{nF} \pm 5 \%, 50 \mathrm{~V}, \mathrm{X} 7 \mathrm{R}$ Ceramic Capacitor (0603) | GRM188R71H103J | MURATA |
| 4 | R17 | 1 | $0 \Omega$ Resistors (0402) | ERJ-2GEOR00X | PANASONIC |
| 5 | R1-R14 | 14 | $100 \Omega \pm 1 \%, 1 / 10$ W, Resistor (0402) | ERJ-2RKF1000X | PANASONIC |
| 6 | R15 | 1 | $6.98 \mathrm{k} \Omega \pm 5 \%, 1 / 10 \mathrm{~W}$, Resistor (0402) | ERJ-2RKF6981X | PANASONIC |
| 7 | R16 | 1 | $10 \mathrm{k} \Omega \pm 1 \%, 1 / 10 \mathrm{~W}$, Resistor (0402) | ERJ-2RKF1002X | PANASONIC |
| 8 | $\begin{aligned} & \mathrm{J} 3, \mathrm{~J} 7, \mathrm{~J} 9, \\ & 110.111 \end{aligned}$ | 5 | CONN HEADER VERT SGL $2 \times 1$ POS GOLD | 961102-6404-AR | 3M |
| 9 | J5 | 1 | CONN HEADER VERT SGL $4 \times 1$ POS GOLD | 961104-6404-AR | 3M |
| 10 | J1 | 1 | CONN HEADER VERT SGL $12 \times 1$ POS GOLD | 961112-6404-AR | 3M |
| 11 | $\begin{gathered} \mathrm{J} 2, \mathrm{~J} 4, \mathrm{~J} 6, \mathrm{~J} 8, \\ \mathrm{~J} 12, \mathrm{~J} 13 \\ \hline \end{gathered}$ | 6 | Edge Launch SMA ( 0.375 inch pitch ground, tab) | 142-0701-851 | Emerson J ohnson |
| 12 | SW1 | 1 | SWITCH 10 POSITION DIP SWITCH | KAT1110E | E-Switch |
| 13 | U1 | 1 | DSA | F1956 | Renesas |
| 14 |  | 1 | Printed Circuit Board | F1955 EVKit Rev 02 | Renesas |

## TOP MARKI NGS



## APPLICATIONS I NFORMATION

## Power Supplies

A common $V_{D D}$ power supply should be used for all pins requiring DC power. All supply pins should be bypassed with external capacitors to minimize noise and fast transients. Supply noise can degrade noise figure and fast transients can trigger ESD clamps and cause them to fail. Supply voltage change or transients should have a slew rate smaller than $1 \mathrm{~V} / 20 \mu \mathrm{~s}$. In addition, all control pins should remain at $0 \mathrm{~V}( \pm 0.3 \mathrm{~V})$ while the supply voltage ramps or while it returns to zero.

## Digital Pin Voltage and Resistance Values

The following table provides open-circuit DC voltage referenced to ground and resistance values for each of the control pins listed.

| Pin | Name | Open Circuit DC <br> Voltage | Internal Connection |
| :---: | :---: | :---: | :---: |
| 3 | $\mathrm{~V}_{\text {MODE }}$ | 2.5 V | $100 \mathrm{k} \Omega$ pull-up resistor to <br> internally regulated 2.5 V |
| $4,21,22$ | A0, A2, A1 | 0 V | $100 \mathrm{k} \Omega$ resistor to GND |
| $23,24,25$ | LE, CLK, DATA | 2.5 V | $100 \mathrm{k} \Omega$ pull-up resistor to <br> internally regulated 2.5 V |
| $26-32$ | D6 - D0 | 2.5 V | $100 \mathrm{k} \Omega$ pull-up resistor to <br> internally regulated 2.5 V |

## Revision History

| Date | Description of Change |
| :---: | :--- |
| May 22, 2015 | Initial release. |
| September 29,2015 | • Datasheet format update. <br> - Added Maximum Average Power Rating |
| April 01,2016 | - Maximum operating frequency changed to 6GHz. <br> - Added curves showing performance at higher frequencies. |
| February 23,2021 | Rebranded to Renesas. |
| April 14, 2022 | Updated pin description table. |
| April 21,2023 | Updated minimum and maximum specification limits for logic current in F1956 <br> Specification table on page 4. |




# IMPORTANT NOTICE AND DISCLAIMER 

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

## Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

