Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics atta abooks, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU ROHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

SuperH[™] Family E10A-USB Emulator

Additional Document for User's Manual Supplementary Information on Using the SH7206

Renesas Microcomputer Development Environment System SuperH[™] Family / SH7200 Series E10A-USB for SH7206 HS7206KCU01HE

Renesas Electronics

Rev.2.00 2005.03

Keep safety first in your circuit designs!

- Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.
 - Notes regarding these materials
- These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
- 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any thirdparty's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.

Contents

Secti	ion 1	Connecting the Emulator with the User System	1
1.1	Comp	onents of the Emulator	1
1.2	Conne	cting the Emulator with the User System	2
1.3	Install	ing the H-UDI Port Connector on the User System	3
1.4	Pin As	ssignments of the H-UDI Port Connector	3
1.5	Recon	nmended Circuit between the H-UDI Port Connector and the MCU	6
	1.5.1	Recommended Circuit (36-Pin Type)	6
	1.5.2	Recommended Circuit (14-Pin Type)	8
Secti	ion 2	Software Specifications when Using the SH7206	11
2.1	Differ	ences between the SH7206 and the Emulator	11
2.2	Specif	ic Functions for the Emulator when Using the SH7206	18
	2.2.1	Event Condition Functions	18
	2.2.2	Trace Functions	24
	2.2.3	Notes on Using the JTAG (H-UDI) Clock (TCK) and AUD Clock (AUDCK).	34
	2.2.4	Notes on Setting the [Breakpoint] Dialog Box	34
	2.2.5	Notes on Setting the [Event Condition] Dialog Box	
		and the BREAKCONDITION_SET Command	35
	2.2.6	Performance Measurement Function	

Section 1 Connecting the Emulator with the User System

1.1 Components of the Emulator

The E10A-USB emulator supports the SH7206. Table 1.1 lists the components of the emulator.

Classi- fication	Component	Appearance	Quan- tity	Remarks
Hard- ware	Emulator box	Contraction of the second seco	1	HS0005KCU01H: Depth: 65.0 mm, Width: 97.0 mm, Height: 20.0 mm, Mass: 72.9 g or HS0005KCU02H: Depth: 65.0 mm, Width: 97.0 mm, Height: 20.0 mm, Mass: 73.7 g
	User system interface cable		1	14-pin type: Length: 20 cm, Mass: 33.1 g
	User system interface cable		1	36-pin type: Length: 20 cm, Mass: 49.2 g (only for HS0005KCU02H)
	USB cable		1	Length: 150 cm, Mass: 50.6 g
Soft- ware	E10A-USB emulator setup program,		1	HS0005KCU01SR,
	SuperH [™] Family E10A-			HS0005KCU01HJ,
	USB Emulator User's Manual,			HS0005KCU01HE,
	Supplementary			HS7206KCU01HJ,
	Information on Using the SH7206*, and			HS7206KCU01HE,
	Test program manual for			HS0005TM01HJ, and
	HS0005KCU01H and			HS0005TM01HE
Note: /	HS0005KCU02H			(provided on a CD-R)

Note: Additional document for the MCUs supported by the emulator is included. Check the target MCU and refer to its additional document.

1.2 Connecting the Emulator with the User System

To connect the E10A-USB emulator (hereinafter referred to as the emulator), the H-UDI port connector must be installed on the user system to connect the user system interface cable. When designing the user system, refer to the recommended circuit between the H-UDI port connector and the MCU. In addition, read the E10A-USB emulator user's manual and hardware manual for the related device.

Table 1.2 shows the type number of the emulator, the corresponding connector type, and the use of AUD function.

Type Number	Connector	AUD Function
HS0005KCU02H	36-pin connector	Available
HS0005KCU01H, HS0005KCU02H	14-pin connector	Not available

Table 1.2	Type Number,	AUD Function,	and Connector Type
-----------	--------------	---------------	--------------------

The H-UDI port connector has the 36-pin and 14-pin types as described below. Use them according to the purpose of the usage.

1. 36-pin type (with AUD function)

The AUD trace function is supported. A large amount of trace information can be acquired in realtime. The window trace function is also supported for acquiring memory access in the specified range (memory access address or memory access data) by tracing.

2. 14-pin type (without AUD function)

The AUD trace function cannot be used because only the H-UDI function is supported. Since the 14-pin type connector is smaller than the 36-pin type (1/2.5), the area where the connector is installed on the user system can be reduced.

Note: The AUD pins (AUDCK, AUDATA3 to AUDATA0, and _AUDSYNC) are assigned to two different pins. When the AUD function is used, connect either of pins to the H-UDI port connector.

1.3 Installing the H-UDI Port Connector on the User System

Table 1.3 shows the recommended H-UDI port connectors for the emulator.

 Table 1.3
 Recommended H-UDI Port Connectors

Connector	Type Number	Manufacturer	Specifications
36-pin connector	DX10M-36S	Hirose Electric Co., Ltd.	Screw type
	DX10M-36SE, DX10G1M-36SE	_	Lock-pin type
14-pin connector	2514-6002	Minnesota Mining & Manufacturing Ltd.	14-pin straight type

Note: When designing the 36-pin connector layout on the user board, do not connect any components under the H-UDI connector. When designing the 14-pin connector layout on the user board, do not place any components within 3 mm of the H-UDI port connector.

1.4 Pin Assignments of the H-UDI Port Connector

Figures 1.1 and 1.2 show the pin assignments of the 36-pin and 14-pin H-UDI port connectors, respectively.

Note: Note that the pin number assignments of the H-UDI port connector shown on the following pages differ from those of the connector manufacturer.

	Pin No.	Signal	Input/ Output ^{*1}	Note	Pin No.	Signal	Input/ Output ^{*1}	Note	
	1	AUDCK	Output		19	TMS	Input		
	2	GND			20	GND			
	3	AUDATA0	Output		21	_TRST ^{*2}	Input		
	4	GND	—		22	(GND) ^{*4}	—		
_	5	AUDATA1	Output		23	TDI	Input		
_	6	GND			24	GND			
_	7	AUDATA2	Output		25	TDO	Output		
	8	GND			26	GND			
	9	AUDATA3	Output		27	_ASEBRKAK /_ASEBRK ^{*2}	Input/ output		
	10	GND			28	GND			
	11	_AUDSYNC*2	Output		29	UVCC	Output		
	12	GND			30	GND			
	13	N.C.			31	_RES ^{*2}	Output	User reset	
	14	GND			32	GND			
	15	N.C.			33	GND ^{*3}	Output		
_	16	GND			34	GND			
	17	ТСК	Input		35	N.C.			
	18	GND			36	GND			

Notes: 1. Input to or output from the user system.

2. The symbol (_) means that the signal is active-low.

3. The emulator monitors the GND signal of the user system and detects whether or not the user system is connected.

4. When the user system interface cable is connected to this pin and the _ASEMD pin is set to 0, do not connect to GND but to the _ASEMD pin directly.





Figure 1.1 Pin Assignments of the H-UDI Port Connector (36 Pins)



Input/

Figure 1.2 Pin Assignments of the H-UDI Port Connector (14 Pins)

1.5 Recommended Circuit between the H-UDI Port Connector and the MCU

1.5.1 Recommended Circuit (36-Pin Type)

Figure 1.3 shows a recommended circuit for connection between the H-UDI and AUD port connectors (36 pins) and the MCU when the emulator is in use.

Notes: 1. Do not connect anything to the N.C. pins of the H-UDI port connector.

- 2. The _ASEMD pin must be 0 when the emulator is connected and 1 when the emulator is not connected, respectively.
 - (1) When the emulator is used: $_ASEMD = 0$
 - (2) When the emulator is not used: $_ASEMD = 1$

Figure 1.3 shows an example of circuits that allow the _ASEMD pin to be GND (0) whenever the emulator is connected by using the user system interface cable. When the _ASEMD pin is changed by switches, etc., ground pin 22. Do not connect this pin to the _ASEMD pin.

- 3. When a network resistance is used for pull-up, it may be affected by a noise. Separate TCK from other resistances.
- 4. The pattern between the H-UDI port connector and the MCU must be as short as possible. Do not connect the signal lines to other components on the board.
- 5. The AUD signals (AUDCK, AUDATA3 to AUDATA0, and _AUDSYNC) operate in high speed. Isometric connection is needed if possible. Do not separate connection nor connect other signal lines adjacently.
- 6. Since the H-UDI and the AUD of the MCU operate with the PVcc, supply only the PVcc to the UVCC pin. Make the emulator's switch settings so that the user power will be supplied (SW2 = 1 and SW3 = 1).
- 7. The resistance values shown in figure 1.3 are reference.
- 8. For the pin processing in cases where the emulator is not used, refer to the hardware manual of the related MCU.

When the circuit is connected as shown in figure 1.3, the switches of the emulator are set as SW2 = 1 and SW3 = 1. For details, refer to section 3.8, Setting the DIP Switches, in the Debugger Part of the SuperHTM Family E10A-USB Emulator User's Manual.




Figure 1.3 Recommended Circuit for Connection between the H-UDI Port Connector and MCU when the Emulator is in Use (36-Pin Type)

RENESAS

1.5.2 Recommended Circuit (14-Pin Type)

Figure 1.4 shows a recommended circuit for connection between the H-UDI and AUD port connectors (14 pins) and the MCU when the emulator is in use.

Notes: 1. Do not connect anything to the N.C. pins of the H-UDI port connector.

2. The _ASEMD pin must be 0 when the emulator is connected and 1 when the emulator is not connected, respectively.

(1) When the emulator is used: $_ASEMD = 0$

(2) When the emulator is not used: $_ASEMD = 1$

Figure 1.4 shows an example of circuits that allow the _ASEMD pin to be GND (0) whenever the emulator is connected by using the user system interface cable. When the _ASEMD pin is changed by switches, etc., ground pin 9. Do not connect this pin to the _ASEMD pin.

- 3. When a network resistance is used for pull-up, it may be affected by a noise. Separate TCK from other resistances.
- 4. The pattern between the H-UDI port connector and the MCU must be as short as possible. Do not connect the signal lines to other components on the board.
- 5. Since the H-UDI and the AUD of the MCU operate with the PVcc, supply only the PVcc to the UVCC pin. Make the emulator's switch settings so that the user power will be supplied (SW2 = 1 and SW3 = 1).
- 6. The resistance values shown in figure 1.4 are reference.
- 7. For the pin processing in cases where the emulator is not used, refer to the hardware manual of the related MCU.

When the circuit is connected as shown in figure 1.4, the switches of the emulator are set as SW2 = 1 and SW3 = 1. For details, refer to section 3.8, Setting the DIP Switches, in the Debugger Part of the SuperHTM Family E10A-USB Emulator User's Manual.




Figure 1.4 Recommended Circuit for Connection between the H-UDI Port Connector and MCU when the Emulator is in Use (14-Pin Type)

Section 2 Software Specifications when Using the SH7206

2.1 Differences between the SH7206 and the Emulator

1. When the emulator system is initiated, it initializes the general registers and part of the control registers as shown in table 2.1. The initial values of the actual SH7206 registers are undefined. When the emulator is initiated from the workspace, a value to be entered is saved in a session.

Register	Emulator at Link Up
R0 to R14	H'0000000
R15 (SP)	Value of the SP in the power-on reset vector table
PC	Value of the PC in the power-on reset vector table
SR	H'000000F0
GBR	H'0000000
VBR	H'0000000
TBR	H'0000000
MACH	H'0000000
MACL	H'0000000
PR	H'0000000

Table 2.1	Register	Initial	Values at	Emulator	Link Up
-----------	----------	---------	-----------	----------	---------

- 2. The emulator uses the H-UDI; do not access the H-UDI.
- 3. Low-Power States (Sleep, Software Standby, and Module Standby)

For low-power consumption, the SH7206 has sleep, software standby, and module standby states.

The sleep and software standby states are switched using the SLEEP instruction. When the emulator is used, the sleep state can be cleared with either the normal clearing function or with the [STOP] button, and a break will occur.

Notes: 1. The memory must not be accessed or modified in software standby state.

- 2. Do not stop inputting the clock to the H-UDI module by using the module standby function.
- 4. Reset Signals

The SH7206 reset signals are only valid during emulation started with clicking the GO or STEP-type button. If these signals are enabled on the user system in command input wait state, they are not sent to the SH7206.

- Note: Do not break the user program when the /RES, /BREQ, or /WAIT signal is being low. A TIMEOUT error will occur. If the /BREQ or /WAIT signal is fixed to low during break, a TIMEOUT error will occur at memory access.
- 5. Direct Memory Access Controller (DMAC)

The DMAC operates even when the emulator is used. When a data transfer request is generated, the DMAC executes DMA transfer.

6. Memory Access during User Program Execution

During execution of the user program, memory is accessed by the following two methods, as shown in table 2.2; each method offers advantages and disadvantages.

 Table 2.2
 Memory Access during User Program Execution

Method	Advantage	Disadvantage
H-UDI read/write	The stopping time of the user program is short because memory is accessed by the dedicated bus master.	Cache access is disabled. Actual memory is always accessed by the H-UDI read or write.
Short break	Cache access is enabled.	The stopping time of the user program is long because the user program temporarily breaks.

The method for accessing memory during execution of the user program is specified by using the [Configuration] dialog box.

Table 2.3 Stopping Time by Memory Access (Reference)

Method	Condition	Stopping Time
H-UDI read/write	Reading of one longword for the internal RAM	Reading: Maximum three bus clocks (Bø)
	Writing of one longword for the internal RAM	Writing: Maximum two bus clocks (Bø)
Short break	CPU clock: 160 MHz JTAG clock: 20 MHz	About 50 ms
	Reading or writing of one longword for the external area	

7. Memory Access to the External Flash Memory Area

The emulator can download the load module to the external flash memory area (for details, refer to section 6.22, Download Function to the Flash Memory Area, in the Debugger Part of the SuperHTM Family E10A-USB Emulator User's Manual). Other memory write operations are enabled for the RAM area. Therefore, an operation such as memory write or BREAKPOINT should be set only for the RAM area.

8. Operation while Cache is Enabled

When cache is enabled, the emulator operates as shown in table 2.4.

Function	Operation	Notes
Memory write	 Searches for whether or not the address to be written hits the instruction and operand caches. When the address hits, the corresponding position of the data array is changed by the data to be written and single write is performed to the external area. When the address does not hit, the cache contents are not changed and single write is performed to the external area. 	The contents of the address array are not changed before or after writing of memory.
Memory read	 Searches for whether or not the address to be read hits the operand cache. When the address hits, the corresponding position of the data array is read. When the address does not hit, single write is performed to the external area. 	 The instruction cache is not searched for. The contents of the address array are not changed before or after reading of memory.
BREAKPOINT	Clears the V and LRU bits of all entries in the instruction cache to 0 if a BREAKPOINT is set or canceled.	Use the Event Condition if you do not wish to change the contents of the instruction cache.
Program load	Writes the contents of the data cache to the external memory and clears the V and LRU bits of entries in the instruction and data caches to 0 after loading of the program has been completed.	

Table 2.4 Operation while Cache is Enabled

If memory is read from or written to the disabled cache area, cache is not searched for but the external area is accessed.

9. Multiplexing the AUD Pins

The AUD pin is multiplexed as shown in table 2.5.

Function 1	Function 2
_WE3/_ICIOWR/_AH/DQMUU/DREQ2/CKE/PA16*	_AUDSYNC
D16/IRQ0/_POE4/PD16*	AUDATA0
D17/IRQ1/_POE5/PD17*	AUDATA1
D18/IRQ2/_POE6/PD18*	AUDATA2
D19/IRQ3/_POE7/PD19*	AUDATA3
D22/IRQ6/TIC5US/PD22*	AUDCK
D23/IRQ7/PD23*	_AUDSYNC
DREQ0/TIOC0A/PE0*	AUDCK
TEND1/TIOC0D/PE3*	AUDATA3
_IOIS16/RXD3/TIOC1A/PE4*	AUDATA2
_CS6/_CE1B/TXD3/TIOC1B/PE5*	AUDATA1
_CS7/SCK3/TIOC2A/PE6*	AUDATA0

Table 2.5 Multiplexed Functions

Note: Function 1 can be used when the AUD pins of the device are not connected to the emulator.

The AUD pins are multiplexed with other pins. The AUD function cannot be used for the initial values because they are used as other functions. To use the initial value as the AUD function, set the AUD pins to be used from [AUD pin select] of the [Configuration] dialog box. The emulator rewrites the registers for the pin function controller (PFC) to enable the specified AUD pins before executing the user program. When those registers are changed by the user program, note that the settings of the AUD pins will not be changed.

Table 2.6 shows the bits and the values corresponding to the AUD function.

Pin Name of the Port Function	AUD Function	Register and Bit to be Set	Value to be Set
PE0	AUDCK	PECRL1[3:0]	4'b0011
PA16	_AUDSYNC	PACRH1[3:0]	4'b0011
PE3	AUDATA3	PECRL1[15:12]	4'b0011
PE4	AUDATA2	PECRL2[3:0]	4'b0011
PE5	AUDATA1	PECRL2[7:4]	4'b0011
PE6	AUDATA0	PECRL2[11:8]	4'b0011
PD22	AUDCK	PDCRH2[11:8]	4'b0011
PD23	_AUDSYNC	PDCRH2[15:12]	4'b0011
PD19	AUDATA3	PDCRH1[15:12]	4'b0011
PD18	AUDATA2	PDCRH1[11:8]	4'b0011
PD17	AUDATA1	PDCRH1[7:4]	4'b0011
PD16	AUDATA0	PDCRH1[3:0]	4'b0011

Table 2.6 Registers and Values Set for the AUD Function

10. Using WDT

The WDT does not operate during break.

11. Loading Sessions

Information in [JTAG clock] of the [Configuration] dialog box cannot be recovered by loading sessions. Thus the TCK value will be as follows:

• When HS0005KCU01H or HS0005KCU02H is used: TCK = 1.25 MHz

12. [IO] window

• Display and modification

For each watchdog timer register, there are two registers to be separately used for write and read operations.

Register Name	Usage	Register
WTCSR(W)	Write	Watchdog timer control/status register
WTCNT(W)	Write	Watchdog timer counter
WTCSR(R)	Read	Watchdog timer control/status register
WTCNT(R)	Read	Watchdog timer counter
WRCSR(W)	Write	Watchdog reset control/status register
WRCSR(R)	Read	Watchdog reset control/status register

Table 2.7 Watchdog Timer Register

- The internal I/O registers can be accessed from the [IO] window. However, note the following when accessing the SDMR register of the bus-state controller. Before accessing the SDMR register, specify addresses to be accessed in the I/O-register definition file (SH7206.IO) and then activate the HEW. After the I/O-register definition file is created, the MCU's specifications may be changed. If each I/O register in the I/O-register definition file differs from addresses described in the hardware manual, change the I/O-register definition file according to the description in the hardware manual. The I/O-register definition file can be customized depending on its format. Note that, however, the emulator does not support the bit-field function.
- Verify

In the [IO] window, the verify function of the input value is disabled.

13. Illegal Instructions

Do not execute illegal instructions with STEP-type commands.

14. Pin Function Controller (PFC)

When the emulator is used and the power-on reset is generated, the contents of bits of the pin function controller (PFC) that correspond to the following multiplexed pins are not initialized: PA16, PD10, PD11, PD12, PD13, PD14, PD15, PD16, PD17, PD18, PD19, PD20, PD21, PD22, PD23, PD8, PD9, PE0, PE1, PE2, PE3, PE4, PE5, and PE6

15. Reset Input

During execution of the user program, the emulator may not operate correctly if a contention occurs between the following operations for the emulator and the reset input to the target device:

- Setting an Event Condition
- Setting an internal trace
- Displaying the content acquired by an internal trace
- Reading or writing of a memory

Note that those operations should not contend with the reset input to the target device.

2.2 Specific Functions for the Emulator when Using the SH7206

In the SH7206, a reset must be input when the emulator is activated.

2.2.1 Event Condition Functions

The emulator is used to set event conditions for the following three functions:

- Break of the user program
- Internal trace
- Start or end of performance measurement

Table 2.8 lists the types of Event Condition.

Table 2.8 Types of Event Condition

Event Condition Type	Description
Address bus condition (Address)	Sets a condition when the address bus (data access) value or the program counter value (before or after execution of instructions) is matched.
Data bus condition (Data)	Sets a condition when the data bus value is matched. Byte, word, or longword can be specified as the access data size.
Bus state condition (Bus State)	There are two bus state condition settings:
	Bus state condition: Sets a condition when the data bus value is matched.
	Read/Write condition: Sets a condition when the read/write condition is matched.
Count	Sets a condition when the specified other conditions are satisfied for the specified counts.
Reset point	A reset point is set when the count and the sequential condition are specified.
Action	Selects the operation when a condition (such as a break, a trace halt condition, or a trace acquisition condition) is matched.

Using the [Combination action (Sequential or PtoP)] dialog box specifies the sequential condition, the point-to-point operation of the internal trace, and the start or end of performance measurement.

Table 2.9 lists the combinations of conditions that can be set under Ch1 to Ch11 and the software trace.



		Function				
		Address Bus Condition	Data Bus Condition	•	Count SusCondition	
Dialog Box		(Address)	(Data)	Status)	(Count)	Action
[Event Condition 1]	Ch1	0	0	0	0	O (B, T1, and P)
[Event Condition 2]	Ch2	0	0	0	Х	O (B, T1, and P)
[Event Condition 3]	Ch3	0	Х	Х	Х	O (B and T2)
[Event Condition 4]	Ch4	0	Х	Х	Х	O (B and T3)
[Event Condition 5]	Ch5	0	Х	Х	Х	O (B and T3)
[Event Condition 6]	Ch6	0	Х	Х	Х	O (B and T2)
[Event Condition 7]	Ch7	0	Х	Х	Х	O (B and T2)
[Event Condition 8]	Ch8	0	Х	Х	Х	O (B and T2)
[Event Condition 9]	Ch9	0	Х	Х	Х	O (B and T2)
[Event Condition 10]	Ch10	0	Х	Х	Х	O (B and T2)
[Event Condition 11]	Ch11	O (reset point)	Х	Х	Х	O (B and T2)

Table 2.9 Dialog Boxes for Setting Event Conditions

Notes: 1. O: Can be set in the dialog box.

X: Cannot be set in the dialog box.

2. For the Action item,

B: Setting a break is enabled.

T1: Setting the trace halt and acquisition conditions are enabled for the internal trace.

T2: Setting the trace halt is enabled for the internal trace.

T3: Setting the trace halt and point-to-point is enabled for the internal trace.

P: Setting a performance-measurement start or end condition is enabled.

The [Event Condition 11] dialog box is used to specify the count of [Event Condition 1] and becomes a reset point when the sequential condition is specified.

Sequential Setting: Using the [Combination action (Sequential or PtoP)] dialog box specifies the sequential condition and the start or end of performance measurement.

Classification	Item	Description	
[Ch1, 2, 3] list box	Sets the sequential condition and the start or end of performance measurement using Event Conditions 1 to 3 and 11.		
	Don't care	Sets no sequential condition or the start or end of performance measurement.	
	Break: Ch3-2-1	Breaks when a condition is satisfied in the order of Event Condition 3, 2, 1.	
	Break: Ch3-2-1, Reset point	Breaks when a condition is satisfied in the order of Event Condition 3, 2, 1. Enables the reset point of Event Condition 11.	
	Break: Ch2-1	Breaks when a condition is satisfied in the order of Event Condition 2, 1.	
	Break: Ch2-1, Reset point	Breaks when a condition is satisfied in the order of Event Condition 2, 1. Enables the reset point.	
	I-Trace stop: Ch3-2-1	Halts acquisition of an internal trace when a condition is satisfied in the order of Event Condition 3, 2, 1.	
	I-Trace stop: Ch3-2-1, Reset point	Halts acquisition of an internal trace when a condition is satisfied in the order of Event Condition 3, 2, 1. Enables the reset point.	
	I-Trace stop: Ch2-1	Halts acquisition of an internal trace when a condition is satisfied in the order of Event Condition 2, 1.	
	I-Trace stop: Ch2-1, Reset point	Halts acquisition of an internal trace when a condition is satisfied in the order of Event Condition 2, 1. Enables the reset point.	
	Ch2 to Ch1 PA	Sets the performance measurement period during the time from the satisfaction of the condition set in Event Condition 2 (start condition) to the satisfaction of the condition set in Event Condition 1 (end condition).	

Table 2.10Conditions to Be Set

Classification	Item	Description
[Ch1, 2, 3] list box (cont)	Ch1 to Ch2 PA	Sets the performance measurement period during the time from the satisfaction of the condition set in Event Condition 1 (start condition) to the satisfaction of the condition set in Event Condition 2 (end condition).
[Ch4, 5] list box		of the internal trace (the start or end condition of g Event Conditions 4 and 5.
	Don't care	Sets no start or end condition of trace acquisition.
	I-Trace: Ch5 to Ch4 PtoP	Sets the acquisition period during the time from the satisfaction of the condition set in Event Condition 5 (start condition) to the satisfaction of the condition set in Event Condition 4 (end condition).
	I-Trace: Ch5 to Ch4 PtoP, power-on reset	Sets the acquisition period during the time from the satisfaction of the condition set in Event Condition 5 (start condition) to the satisfaction of the condition set in Event Condition 4 (end condition) or the power-on reset.

Table 2.10 Conditions to Be Set (cont)

Notes: 1. After the sequential condition and the count specification condition of Event Condition 1 have been set, break and trace acquisition will be halted if the sequential condition is satisfied for the specified count.

- 2. If a reset point is satisfied, the satisfaction of the condition set in Event Condition will be disabled. For example, if the condition is satisfied in the order of Event Condition 3, 2, reset point, 1, the break or trace acquisition will not be halted. If the condition is satisfied in the order of Event Condition 3, 2, reset point, 3, 2, 1, the break and trace acquisition will be halted.
- 3. If the start condition is satisfied after the end condition has been satisfied by measuring performance, performance measurement will be restarted. For the measurement result after a break, the measurement results during performance measurement are added.
- 4. If the start condition is satisfied after the end condition has been satisfied by the pointto-point of the internal trace, trace acquisition will be restarted.

Usage Example of Sequential Break Extension Setting: A tutorial program provided for the product is used as an example. For the tutorial program, refer to section 6, Tutorial, in the SuperHTM Family E10A-USB Emulator User's Manual.

The conditions of Event Condition are set as follows:

1. Ch3

Breaks address H'00001068 when the condition [Only program fetched address after] is satisfied.

2. Ch2

Breaks address H'0000107a when the condition [Only program fetched address after] is satisfied.

3. Ch1


Breaks address H'00001086 when the condition [Only program fetched address after] is satisfied.

Note: Do not set other channels.

- 4. Sets the content of the [Ch1,2,3] list box to [Break: Ch 3-2-1] in the [Combination action (Sequential or PtoP)] dialog box.
- 5. Enables the condition of Event Condition 1 from the popup menu by clicking the right mouse button on the [Event Condition] sheet.

Then, set the program counter and stack pointer (PC = H'00000800, R15 = H'00010000) in the [Registers] window and click the [Go] button. If this does not execute normally, issue a reset and execute the above procedures.

The program is executed up to the condition of Ch1 and halted. Here, the condition is satisfied in the order of Ch3 -> 2 -> 1.





If the sequential condition, performance measurement start/end, or point-to-point for the internal trace is set, conditions of Event Condition to be used will be disabled. Such conditions must be enabled from the popup menu by clicking the right mouse button on the [Event Condition] sheet.

- Notes: 1. If the Event condition is set for the slot in the delayed branch instruction by the program counter (after execution of the instruction), the condition is satisfied before executing the instruction in the branch destination (when a break has been set, it occurs before executing the instruction in the branch destination).
 - 2. Do not set the Event condition for the SLEEP instruction by the program counter (after execution of the instruction).
 - 3. When the Event condition is set for the 32-bit instruction by the program counter, set that condition in the upper 16 bits of the instruction.
 - 4. If the power-on reset and the Event condition are matched simultaneously, no condition will be satisfied.
 - 5. Do not set the Event condition for the DIVU or DIVS instruction by the program counter (after execution of the instruction).
 - 6. If a condition of which intervals are satisfied closely is set, no sequential condition will be satisfied.
 - Set the Event conditions, which are satisfied closely, by the program counter with intervals of two or more instructions.
 - After the Event condition has been matched by accessing data, set the Event condition by the program counter with intervals of 17 or more instructions.



- If the settings of the Event condition or the sequential conditions are changed during execution of the program, execution will be suspended. (The number of clocks to be suspended during execution of the program is a maximum of about 102 bus clocks (Bφ). If the bus clock (Bφ) is 66.6 MHz, the program will be suspended for 1.53 µs.)
- 8. If the settings of Event conditions or the sequential conditions are changed during execution of the program, the emulator temporarily disables all Event conditions to change the settings. During this period, no Event condition will be satisfied.

2.2.2 Trace Functions

The emulator supports the trace functions listed in table 2.11.

Table 2.11 Trace Functions

Function	Internal Trace	AUD Trace	
Branch trace	Supported	Supported	
Memory access trace	Supported	Supported	
Software trace	Not supported	Supported	

Table 2.12 shows the type numbers that the AUD function can be used.

Table 2.12 Type Number and AUD Function

Type Number	AUD Function
HS0005KCU01H	Not supported
HS0005KCU02H	Supported

The internal and AUD traces are set in the [Acquisition] dialog box of the [Trace] window.

Internal Trace Function: When [I-Trace] is selected for [Trace type] on the [Trace Mode] page of the [Acquisition] dialog box, the internal trace can be used.

	e type I-Trace O AUD <u>f</u> unction
	ace mode
Ly	pe M-Bus & Branch 💌
	equisition 7 Read 🔽 Write
Г	PC realative addressing IV Branch IV Data access CPU IV DMAC IV A-DMAC Instruction Fetch
W	nen trace buffer full Trace continue
	D mode
	Image: Window trace Image: Description Image: Window trace Image: Description Image: Software trace Image: Description
	AUD mode1: 💿 Realtime trace 🔿 Non realtime trace
	AUD mode2: O Trace continue O Trace stop
	AUD trace display range: Start pointer D'255

Figure 2.2 [Acquisition] Dialog Box – Internal Trace Function

The following three items can be selected as the internal trace from [Type] of [I-Trace mode].

Item	Acquisition Information
[M-Bus & Branch]	Acquires the data and branch information on the M-bus.
	Data access (read/write)PC-relative accessBranch information
[I-Bus]	Acquires the data on the I-bus.
	 Data access (read/write) Selection of the bus master on the I-bus (CPU/DMA/A-DMA) Instruction fetch
[I-Bus, M-Bus & Branch]	Acquires the contents of [M-Bus & Branch] and [I-Bus].

 Table 2.13 Information on Acquiring the Internal Trace

After selecting [Type] of [I-Trace mode], select the content to be acquired from [Acquisition]. Typical examples are described below (note that items disabled for [Acquisition] are not acquired).

- Example of acquiring branch information only: Select [M-Bus & Branch] from [Type] and enable [Branch] on [Acquisition].
- Example of acquiring the read or write access (M-bus) only by a user program: Select [M-Bus & Branch] from [Type] and enable [Read], [Write], and [Data access] on [Acquisition].
- Example of acquiring the read access only by DMA (I-bus): Select [I-Bus] from [Type] and enable [Read], [DMA], and [Data access] on [Acquisition].

Using Event Condition restricts the condition; the following three items are set as the internal trace conditions.

Table 2.14 Trace Conditions of the Internal Trace	e
---	---

Item	Acquisition Information	
Trace halt	Acquires the internal trace until the Event Condition is satisfied. (The trace content is displayed in the [Trace] window after a trace has been halted. No break occurs in the user program.)	
Trace acquisition	Acquires only the data access where the Event Condition is satisfied.	
Point-to-point	Traces the period from the satisfaction of Event Condition 4 to the satisfaction of Event Condition 5.	



To restrict trace acquisition to access for only a specific address or specific function of a program, an Event Condition can be used. Typical examples are described below.

• Example of halting a trace with a write access (M-bus) to H'FFF80000 by the user program as a condition (trace halt):

Set the condition to be acquired on [I-Trace mode].

Set the following in the [Event Condition 1] or [Event Condition 2] dialog box:

Address condition: Set [Address] and H'FFF80000.

Bus state condition: Set [M-Bus] and [Write].

- Action condition: Disable [Acquire Break] and set [Acquire Trace] for [Stop].
- Example of acquiring the write access (M-bus) only to H'FFF80000 by the user program (trace acquisition condition):

Select [M-Bus & Branch] from [Type] and enable [Write] and [Data access] on [Acquisition]. Set the following in the [Event Condition 1] or [Event Condition 2] dialog box:

Address condition: Set [Address] and H'FFF80000.

Bus state condition: Set [M-Bus] and [Write].

Action condition: Disable [Acquire Break] and set [Acquire Trace] for [Condition].

For the trace acquisition condition, the condition to be acquired by Event Condition should be acquired by [I-Trace mode].

• Example of acquiring a trace for the period while the program passes H'1000 through H'2000 (point-to-point):

Set the condition to be acquired on [I-Trace mode].

Set the address condition as H'1000 in the [Event Condition 5] dialog box.

Set the address condition as H'2000 in the [Event Condition 4] dialog box.

Set [I-Trace] as [Ch5 to Ch4 PtoP] in the [Combination action (Sequential or PtoP)] dialog box.

When point-to-point and trace acquisition condition are set simultaneously, they are ANDed.

Notes on Internal Trace:

• Timestamp

The timestamp is the clock counts of $B\phi$ (48-bit counter). Table 2.15 shows the timing for acquiring the timestamp.

ltem	Acquisition Information	Counter Value Stored in the Trace Memory
M-bus data access		Counter value when data access (read or write) has been completed
Branch		Counter value when the next bus cycle has been completed after a branch
I-bus	Fetch	Counter value when a fetch has been completed
	Data access	Counter value when data access has been completed

Table 2.15 Timing for the Timestamp Acquisition

• Point-to-point

The trace-start condition is satisfied when the specified instruction has been fetched. Accordingly, if the trace-start condition has been set for the overrun-fetched instruction (an instruction that is not executed although it has been fetched at a branch or transition to an interrupt), tracing is started during overrun-fetching of the instruction. However, when overrun-fetching is achieved (a branch is completed), tracing is automatically suspended. If the start and end conditions are satisfied closely, trace information will not be acquired correctly.

The execution cycle of the instruction fetched before the start condition is satisfied may be traced.

• Halting a trace

Do not set the trace end condition for the sleep instruction and the branch instruction that the delay slot becomes the sleep instruction.

• Trace acquisition condition

Do not set the trace end condition for the sleep instruction and the branch instruction according to which the delay slot becomes the sleep instruction.

When [I-Bus, M-Bus & Branch] is selected and the trace acquisition condition is set for the Mbus and I-bus with Event Condition, set the M-bus condition and the I-bus condition for [Event Condition 1] and [Event Condition 2], respectively.

If the settings of [I-Trace mode] are changed during execution of the program, execution will be suspended. (The number of clocks to be suspended during execution of the program is a maximum of about 51 peripheral clocks ($P\varphi$) + 4096 bus clocks ($B\varphi$). If the peripheral clock ($P\varphi$) is 33.3 MHz and the bus clock ($B\varphi$) is 66.6 MHz, the program will be suspended for 1.757 µs.)

• Displaying a trace

If a trace is displayed during execution of the program, execution will be suspended to acquire the trace information. (The number of clocks to be suspended during execution of the program is a maximum of about 20480 peripheral clocks ($P\phi$) + 4096 bus clocks ($B\phi$). If the peripheral clock ($P\phi$) is 33.3 MHz and the bus clock ($B\phi$) is 66.6 MHz, the program will be suspended for 676.52 µs.)

AUD Trace Functions: This function is operational when the AUD pin of the device is connected to the emulator. Table 2.16 shows the AUD trace acquisition mode that can be set in each trace function.

Туре	Mode	Description	
Continuous Realtime trace trace occurs		When the next branch occurs while the trace information is being output, all the information may not be output. The user program can be executed in realtime, but some trace information will be lost.	
	Non realtime trace	When the next branch occurs while the trace information is being output, the CPU stops operations until the information is output. The user program is not executed in realtime.	
Trace buffer full	Trace continue	This function overwrites the latest trace information to store the oldest trace information.	
	Trace stop	After the trace buffer becomes full, the trace information is no longer acquired. The user program is continuously executed.	

Table 2.16 AUD Trace Acquisition Mode

To set the AUD trace acquisition mode, click the [Trace] window with the right mouse button and select [Setting] from the pop-up menu to display the [Acquisition] dialog box. The AUD trace acquisition mode can be set in the [AUD mode1] or [AUD mode2] group box in the [Trace mode] page of the [Acquisition] dialog box.

Trace type	race AUD Branch trace
	AUD function
I-Trace mode	
Type M-Bus & B	Branch
Acquisition	
🔽 Read 🔰	
	ddressing
Instruction Fet	
	fu[] Trace continue
AUD mode	
I ■ Branch trace	
□ <u>W</u> indow trace	
Software tran	
AUD model:	
AUD mode2:	⊙ Trace continue ○ Trace stop
AUD trace disp	play range:
Start <u>p</u> oint	ter D'255
<u>E</u> nd pointe	er D'O

Figure 2.3 [Trace mode] Page

When the AUD trace function is used, select the [AUD function] radio button in the [Trace type] group box of the [Trace mode] page.

(a) Branch Trace Function

The branch source and destination addresses and their source lines are displayed.

Branch trace can be acquired by selecting the [Branch trace] check box in the [AUD function] group box of the [Trace mode] page.

The branch type can be selected in the [AUD Branch trace] page.

Acquisition	?
Trace mode Window trace AUD Branch trace	
Acquire normal branch instruction trace	
Acquire subroutine branch instruction trace	
Acquire exception branch instruction trace	

Figure 2.4 [AUD Branch trace] Page

(b) Window Trace Function

Memory access in the specified range can be acquired by trace.

Two memory ranges can be specified for channels A and B. The read, write, or read/write cycle can be selected as the bus cycle for trace acquisition.

[Setting Method]

- (i) Select the [Channel A] and [Channel B] check boxes in the [AUD function] group box of the [Trace mode] page. Each channel will become valid.
- (ii) Open the [Window trace] page and specify the bus cycle and memory range that are to be set for each channel.

-Channel A			~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~	
Read/Write:	C <u>R</u> ead	C <u>₩</u> rite	• Read/Write	
St <u>a</u> rt address:	H'0			
En <u>d</u> address:	H'0			
Bus state:	I-Bus		_	
Channel B				
Read/Write:	⊙ Rea <u>d</u>	O Write(⊻)	● Read/Write	
S <u>t</u> art address:	H'0			
End address <u>:</u>	H'0			
Bus state:	I-Bus		~	

Figure 2.5 [Window trace] Page

Note: When [M-Bus] or [I-Bus] is selected, the following bus cycles will be traced.

- M-Bus: A bus cycle generated by the CPU is acquired. A bus cycle is also acquired when the cache has been hit.
- I-Bus: A bus cycle generated by the CPU or DMA is acquired. A bus cycle is not acquired when the cache has been hit.

(c) Software Trace Function

Note: This function can be supported with SHC/C++ compiler (manufactured by Renesas Technology Corp.; including OEM and bundle products) V7.0 or later.

When a specific instruction is executed, the PC value at execution and the contents of one general register are acquired by trace. Describe the Trace(x) function (x is a variable name) to be compiled and linked beforehand. For details, refer to the SHC manual.

When the load module is downloaded on the target system and is executed while a software trace function is valid, the PC value that has executed the Trace(x) function, the general register value for x, and the source lines are displayed.

To activate the software trace function, select the [Software trace] check box in the [AUD function] group box of the [Trace mode] page.

Notes on AUD Trace:

- 1. When the trace display is performed during user program execution, the mnemonics, operands, or source is not displayed.
- 2. The AUD trace function outputs the differences between newly output branch source addresses and previously output branch source addresses. The window trace function outputs the differences between newly output addresses and previously output addresses. If the previous branch source address is the same as the upper 16 bits, the lower 16 bits are output. If it matches the upper 24 bits, the lower 8 bits are output. If it matches the upper 28 bits, the lower 4 bits are output.

The emulator regenerates the 32-bit address from these differences and displays it in the [Trace] window. If the emulator cannot display the 32-bit address, it displays the difference from the previously displayed 32-bit address.

- 3. If the 32-bit address cannot be displayed, the source line is not displayed.
- 4. In the emulator, when multiple loops are performed to reduce the number of AUD trace displays, only the IP counts up.
- 5. In the emulator, the maximum number of trace displays is 65534 lines (32767 branches). However, the maximum number of trace displays differs according to the AUD trace information to be output. Therefore, the above pointers cannot be always acquired.



- 6. If a completion-type exception occurs during exception branch acquisition, the next address to the address in which an exception occurs is acquired.
- 7. The AUD trace is disabled while the profiling function is used.

2.2.3 Notes on Using the JTAG (H-UDI) Clock (TCK) and AUD Clock (AUDCK)

- 1. Set the JTAG clock (TCK) frequency to lower than the frequency of the SH7206 peripheral module clock.
- 2. Set the AUD clock (AUDCK) frequency to 50 MHz or lower. If the frequency is higher than 50 MHz, the emulator will not operate normally.

2.2.4 Notes on Setting the [Breakpoint] Dialog Box

- 1. When an odd address is set, the next lowest even address is used.
- A BREAKPOINT is accomplished by replacing instructions of the specified address. Accordingly, it can be set only to the internal RAM area. A BREAKPOINT cannot be set to the following addresses:
 - An area other than CS and the internal RAM
 - An instruction in which Break Condition 2 is satisfied
 - A slot instruction of a delayed branch instruction
- 3. During step operation, specifying BREAKPOINTs and Event Condition breaks are disabled.
- 4. When execution resumes from the address where a BREAKPOINT is specified and a break occurs before Event Condition execution, single-step operation is performed at the address before execution resumes. Therefore, realtime operation cannot be performed.
- 5. When a BREAKPOINT is set to the slot instruction of a delayed branch instruction, the PC value becomes an illegal value. Accordingly, do not set a BREAKPOINT to the slot instruction of a delayed branch instruction.
- 6. If an address of a BREAKPOINT cannot be correctly set in the ROM or flash memory area, a mark will be displayed in the [BP] area of the address on the [Source] or [Disassembly] window by refreshing the [Memory] window, etc. after Go execution. However, no break will occur at this address. When the program halts with the event condition, the mark disappears.

2.2.5 Notes on Setting the [Event Condition] Dialog Box and the BREAKCONDITION_ SET Command

- 1. When [Go to cursor], [Step In], [Step Over], or [Step Out] is selected, the settings of Event Condition 3 are disabled.
- 2. When an Event Condition is satisfied, emulation may stop after two or more instructions have been executed.

2.2.6 Performance Measurement Function

The emulator supports the performance measurement function.

1. Setting the performance measurement conditions

To set the performance measurement conditions, use the [Performance Analysis] dialog box and the PERFORMANCE_SET command. When any line in the [Performance Analysis] window is clicked with the right mouse button, a popup menu is displayed and the [Performance Analysis] dialog box can be displayed by selecting [Setting].

Note: For the command line syntax, refer to the online help.

(a) Specifying the measurement start/end conditions

The measurement start/end conditions are specified by using Event Condition 1,2. The [Ch1,2,3] list box of the [Combination action (Sequential or PtoP)] dialog box can be used.

Classification	ltem	Description
Selection in the [Ch1, 2, 3] list box	Ch2 to Ch1 PA	The period from the satisfaction of the condition set in Event Condition 2 (start condition) to the satisfaction of the condition set in Event Condition 1 (end condition) is set as the performance measurement period.
	Ch1 to Ch2 PA	The period from the satisfaction of the condition set in Event Condition 1 (start condition) to the satisfaction of the condition set in Event Condition 2 (end condition) is set as the performance measurement period.
	Other than above	The period from the start of execution of the user program to the occurrence of a break is measured.

Table 2.17 Measurement Period

Perfomance Analys	8		? ×
Condition			
Channel 1	Elapsed time		•
Channel 2	Disabled		•
Channel 3	Disabled		•
Channel 4	Disabled		•
		ОК	Canaal
			Cancel

Figure 2.6 [Performance Analysis] Dialog Box

For measurement tolerance,

- The measured value includes tolerance.
- Tolerance will be generated before or after a break.
- Note: When [Ch2 to Ch1 PA] or [Ch1 to Ch2 PA] is selected, to execute the user program, specify conditions set in Event Condition 2 and Event Condition 1 and one or more items for performance measurement.
- (b) Measurement item

Items are measured with [Channel 1 to 4] in the [Performance Analysis] dialog box. Maximum four conditions can be specified at the same time. Table 2.18 shows the measurement items (Options in table 2.18 are parameters for <mode> of the PERFORMANCE_SET command. They are displayed for CONDITION in the [Performance Analysis] window).

Table 2.18	Measurement Item
-------------------	-------------------------

DisabledNoneElapsed timeACBranch instruction countsBTNumber of execution instructionsINumber of execution 32bit-instructionsI32Exception/interrupt countsEAInterrupt countsINTData cache-miss countsDCInstruction cache-miss countsICAll area access countsARNAll area instruction access countsARNAll area data access countsCDN (data access)Cacheable area access countsCINNon cacheable area data access countsUNURAM area data access countsUNURAM area instruction access countsUNURAM area instruction access countsUNURAM area access countsUNURAM area access countsUNURAM area instruction access countsUNURAM area instruction access countsUNURAM area instruction access countsUDNInternal I/O area data access countsUDNInternal ROM area instruction access countsRNInternal ROM area instruction access countsRNAll area anstruction access countsRDNAll area access cycleARCAll area access cycleARCAll area access stallARSAll area access stallARSAll area actes stallARDS	Selected Name	Option
Branch instruction countsBTNumber of execution instructionsINumber of execution 32bit-instructionsI32Exception/interrupt countsEAInterrupt countsINTData cache-miss countsDCInstruction cache-miss countsICAll area access countsARNAll area data access countsARNDCacheable area access countsCDN (data access)Cacheable area access countsCINNon cacheable area data access countsUNURAM area instruction access countsUNURAM area access countsUNURAM area access countsUNURAM area access countsUNURAM area data access countsUNURAM area data access countsUNInternal I/O area data access countsIODNInternal ROM area access countsRINInternal ROM area access countsRDNAll area access cycleARCAll area access cycleARCAll area access stallARSAll area instruction access stallARS	Disabled	None
Number of execution instructionsINumber of execution 32bit-instructionsI32Exception/interrupt countsEAInterrupt countsINTData cache-miss countsDCInstruction cache-miss countsICAll area access countsARNAll area access countsARNAll area data access countsCDN (data access)Cacheable area access countsCINNon cacheable area data access countsCINNon cacheable area data access countsUNURAM area anstruction access countsUNURAM area access countsUNURAM area access countsUNURAM area access countsUNURAM area data access countsUNURAM area data access countsUNURAM area data access countsUNInternal I/O area data access countsNONInternal ROM area access countsRNInternal ROM area access countsRNInternal ROM area data access countsRNAll area access cycleARCAll area access cycleARCAll area access cycleARCAll area access cycleARICAll area access stallARSAll area instruction access stallARSAll area instruction access stallARIS	Elapsed time	AC
Number of execution 32bit-instructionsI32Exception/interrupt countsEAInterrupt countsINTData cache-miss countsDCInstruction cache-miss countsICAll area access countsARNAll area instruction access countsARINAll area data access countsCDN (data access)Cacheable area access countsCINNon cacheable area data access countsCINNon cacheable area data access countsUNURAM area instruction access countsUNURAM area instruction access countsUINURAM area data access countsUINURAM area data access countsUDNInternal I/O area data access countsIODNInternal ROM area instruction access countsRNInternal ROM area data access countsRNAll area access cycleARCAll area access cycleARCAll area access cycleARICAll area anstruction access stallARSAll area instruction access stallARIS	Branch instruction counts	BT
Exception/interrupt countsEAInterrupt countsINTData cache-miss countsDCInstruction cache-miss countsICAll area access countsARNAll area instruction access countsARINAll area data access countsARNDCacheable area access countsCDN (data access)Cacheable area access countsCINNon cacheable area data access countsUNURAM area access countsUNURAM area access countsUNURAM area data access countsUNURAM area data access countsUNInternal I/O area data access countsUDNInternal ROM area access countsRNInternal ROM area instruction access countsRNInternal ROM area data access countsRNInternal ROM area access countsRNAll area access cycleARCAll area access cycleARCAll area access cycleARICAll area access cycleARICAll area anstruction access cycleARICAll area access stallARSAll area instruction access stallARIS	Number of execution instructions	1
Interrupt countsINTData cache-miss countsDCInstruction cache-miss countsICAll area access countsARNAll area instruction access countsARINAll area data access countsARNDCacheable area access countsCDN (data access)Cacheable area access countsCINNon cacheable area data access countsUNURAM area access countsUNURAM area access countsUNURAM area instruction access countsUINURAM area data access countsUINURAM area data access countsUNInternal I/O area data access countsIODNInternal ROM area access countsRNInternal ROM area instruction access countsRNInternal ROM area instruction access countsRNInternal ROM area access countsRNInternal ROM area data access countsRDNAll area access cycleARCAll area access cycleARCAll area instruction access cycleARICAll area instruct	Number of execution 32bit-instructions	132
Data cache-miss countsDCInstruction cache-miss countsICAll area access countsARNAll area instruction access countsARINAll area data access countsARNDCacheable area access countsCDN (data access)Cacheable area access countsCINNon cacheable area data access countsNCNURAM area access countsUNURAM area instruction access countsUINURAM area data access countsUINURAM area data access countsUINInternal I/O area data access countsIODNInternal ROM area access countsRNInternal ROM area data access countsRINInternal ROM area data access countsRINAll area instruction access cycleARCAll area instruction access cycleARICAll area instruction access stallARSAll area instruction access stallARIS	Exception/interrupt counts	EA
Instruction cache-miss countsICAll area access countsARNAll area instruction access countsARINAll area data access countsARNDCacheable area access countsCDN (data access)Cacheable area instruction access countsCINNon cacheable area data access countsNCNURAM area access countsUNURAM area access countsUNURAM area data access countsUINURAM area data access countsUNInternal I/O area data access countsIODNInternal ROM area access countsRNInternal ROM area access countsRNInternal ROM area data access countsRINAll area access cycleARCAll area access cycleARCAll area instruction access cycleARICAll area instruction access stallARISAll area instruction access stallARIS	Interrupt counts	INT
All area access countsARNAll area instruction access countsARINAll area data access countsARNDCacheable area access countsCDN (data access)Cacheable area instruction access countsCINNon cacheable area data access countsNCNURAM area access countsUNURAM area instruction access countsUINURAM area data access countsUINURAM area data access countsUDNInternal I/O area data access countsIODNInternal ROM area instruction access countsRNInternal ROM area instruction access countsRINAll area access cycleARCAll area access cycleARCAll area instruction access cycleARICAll area instruction access cycleARICAll area instruction access stallARSAll area instruction access stallARIS	Data cache-miss counts	DC
All area instruction access countsARINAll area data access countsARNDCacheable area access countsCDN (data access)Cacheable area instruction access countsCINNon cacheable area data access countsNCNURAM area access countsUNURAM area access countsUINURAM area data access countsUINURAM area data access countsUINInternal I/O area data access countsIODNInternal ROM area access countsRNInternal ROM area instruction access countsRINInternal ROM area data access countsRINInternal ROM area instruction access countsRINInternal ROM area instruction access countsRINInternal ROM area instruction access countsRINAll area access cycleARCAll area access cycleARCAll area instruction access cycleARICAll area instruction access stallARSAll area instruction access stallARIS	Instruction cache-miss counts	IC
All area data access countsARNDCacheable area access countsCDN (data access)Cacheable area instruction access countsCINNon cacheable area data access countsNCNURAM area access countsUNURAM area instruction access countsUINURAM area data access countsUINURAM area data access countsUDNInternal I/O area data access countsIODNInternal ROM area access countsRNInternal ROM area instruction access countsRINInternal ROM area data access countsRDNAll area access cycleARCAll area access cycleARICAll area access cycleARDCAll area access stallARISAll area instruction access stallARIS	All area access counts	ARN
Cacheable area access countsCDN (data access)Cacheable area instruction access countsCINNon cacheable area data access countsNCNURAM area access countsUNURAM area instruction access countsUINURAM area data access countsUINURAM area data access countsUDNInternal I/O area data access countsIODNInternal ROM area access countsRNInternal ROM area instruction access countsRINInternal ROM area data access countsRINInternal ROM area data access countsRINInternal ROM area data access countsRDNAll area access cycleARCAll area instruction access cycleARDCAll area access stallARSAll area instruction access stallARIS	All area instruction access counts	ARIN
Cacheable area instruction access countsCINNon cacheable area data access countsNCNURAM area access countsUNURAM area instruction access countsUINURAM area data access countsUDNInternal I/O area data access countsIODNInternal ROM area access countsRNInternal ROM area instruction access countsRINInternal ROM area access countsRINInternal ROM area data access countsRINInternal ROM area data access countsRINInternal ROM area data access countsRDNAll area access cycleARCAll area instruction access cycleARICAll area access cycleARDCAll area access stallARSAll area instruction access stallARIS	All area data access counts	ARND
Non cacheable area data access countsNCNURAM area access countsUNURAM area instruction access countsUINURAM area data access countsUDNInternal I/O area data access countsIODNInternal ROM area access countsRNInternal ROM area instruction access countsRINInternal ROM area data access countsRDNAll area access cycleARCAll area instruction access cycleARICAll area access stallARSAll area instruction access stallARIS	Cacheable area access counts	CDN (data access)
URAM area access countsUNURAM area instruction access countsUINURAM area data access countsUDNInternal I/O area data access countsIODNInternal ROM area access countsRNInternal ROM area instruction access countsRINInternal ROM area data access countsRDNAll area access cycleARCAll area instruction access cycleARICAll area data access cycleARDCAll area access stallARSAll area instruction access stallARIS	Cacheable area instruction access counts	CIN
URAM area instruction access countsUINURAM area data access countsUDNInternal I/O area data access countsIODNInternal ROM area access countsRNInternal ROM area instruction access countsRINInternal ROM area data access countsRDNAll area access cycleARCAll area instruction access cycleARICAll area data access cycleARDCAll area instruction access stallARSAll area instruction access stallARIS	Non cacheable area data access counts	NCN
URAM area data access countsUDNInternal I/O area data access countsIODNInternal ROM area access countsRNInternal ROM area instruction access countsRINInternal ROM area data access countsRDNAll area access cycleARCAll area instruction access cycleARICAll area data access cycleARDCAll area data access cycleARDCAll area instruction access stallARSAll area instruction access stallARIS	URAM area access counts	UN
Internal I/O area data access countsIODNInternal ROM area access countsRNInternal ROM area instruction access countsRINInternal ROM area data access countsRDNAll area access cycleARCAll area instruction access cycleARICAll area data access cycleARDCAll area data access cycleARDCAll area instruction access stallARSAll area instruction access stallARS	URAM area instruction access counts	UIN
Internal ROM area access countsRNInternal ROM area instruction access countsRINInternal ROM area data access countsRDNAll area access cycleARCAll area instruction access cycleARICAll area data access cycleARICAll area data access cycleARDCAll area access stallARSAll area instruction access stallARIS	URAM area data access counts	UDN
Internal ROM area instruction access countsRINInternal ROM area data access countsRDNAll area access cycleARCAll area instruction access cycleARICAll area data access cycleARDCAll area access stallARSAll area instruction access stallARS	Internal I/O area data access counts	IODN
Internal ROM area data access countsRDNAll area access cycleARCAll area instruction access cycleARICAll area data access cycleARDCAll area access stallARSAll area instruction access stallARIS	Internal ROM area access counts	RN
All area access cycleARCAll area instruction access cycleARICAll area data access cycleARDCAll area access stallARSAll area instruction access stallARIS	Internal ROM area instruction access counts	RIN
All area instruction access cycleARICAll area data access cycleARDCAll area access stallARSAll area instruction access stallARIS	Internal ROM area data access counts	RDN
All area data access cycleARDCAll area access stallARSAll area instruction access stallARIS	All area access cycle	ARC
All area access stall ARS All area instruction access stall ARIS	All area instruction access cycle	ARIC
All area instruction access stall ARIS	All area data access cycle	ARDC
	All area access stall	ARS
All area data access stall ARDS	All area instruction access stall	ARIS
	All area data access stall	ARDS

- Notes: 1. In the non-realtime trace mode of the AUD trace, normal counting cannot be performed because the generation state of the stall or the execution cycle is changed.
 - 2. If the internal ROM is not installed on the product, do not set the measurement item for the internal ROM area.
- 2. Displaying the measured result

The measured result is displayed in the [Performance Analysis] window or the PERFORMANCE_ANALYSIS command with hexadecimal (32 bits).

- Note: If a performance counter overflows as a result of measurement, "*******" will be displayed.
- 3. Initializing the measured result

To initialize the measured result, select [Initialize] from the popup menu in the [Performance Analysis] window or specify INIT with the PERFORMANCE_ANALYSIS command.

SuperH[™] Family E10A-USB Emulator Additional Document for User's Manual Supplementary Information on Using the SH7206

Publication Date:	Rev. 1.00, September 13, 2004
	Rev. 2.00, March 22, 2005
Published by:	Sales Strategic Planning Div.
	Renesas Technology Corp.
Edited by:	Technical Documentation & Information Department
	Renesas Kodaira Semiconductor Co., Ltd.

© 2005. Renesas Technology Corp., All rights reserved. Printed in Japan.

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan



RENESAS SALES OFFICES

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited

Dukes Meadow, Milboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tei: <852- 2265-6688, Fax: <852- 2730-6071

Renesas Technology Taiwan Co., Ltd.

10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65- 6213-0200, Fax: <65- 6278-8001

SuperH[™] Family E10A-USB Emulator Additional Document for User's Manual Supplementary Information on Using the SH7206



Renesas Electronics Corporation 1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan

REJ10B0154-0200