Xilinx Versal ACAP Power and Timing

One of Xilinx’s newest SoC families is the Versal Adaptive Compute Acceleration Platform (ACAP). It contains scalar processing engines, adaptable hardware, intelligent engines (SW programmable and HW adaptable), and Network-On-Chip, a SW programmable infrastructure. This requires precise, adaptable timing and power.

This winning combination highlights the timing solution that Xilinx used on their reference design and the suggested power devices.

Visit the Versal ACAP page to learn more.

Key Features

• Digital multiphase power to deliver up to 165A at 0.78V to meet the strict specs set forth by Xilinx
• Pre-programmed PMICs help meet any use case required
• FemtoClock®NG Universal Translator capable of supporting 10G/40G/100G SONET/SDH and Ethernet networks
• Added a system synchronizer for IEEE 1588

Controller

Smart Power Stage (SPS)

Buck Regulator

PMIC

LDO

Clock Generator

Clock Buffer

Frequency Translator

System Synchronizer