## **RENESAS TECHNICAL UPDATE**

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan Renesas Electronics Corporation

Product Category	MPU/MCU		Document No.	TN-RH8-B0245B/E	Rev.	2.00			
Title	RH850/C1x User's Manual Hardware Rev.1.6	60 Errata	Information Category	Technical Notification					
		Lot No.							
Applicable Product	RH850/C1x	-	Reference Document	Refer to the below					
1. Explanat	tion								

۰ŀ

This document is errata of RH850/C1x User's Manual Hardware Rev.1.60.

No.1 to No.9 have already been notified on the previous edition of TN-RH8-B0245A/E.

No.10 to No.39 are additional items.

## [Reference Documents]

Series	Series	Series	Rev.	Document No
RH850	C1x	RH850/C1x User's Manual: Hardware	1.60	R01UH0414EJ0160



## RENESAS TECHNICAL UPDATE TN-RH8-B0245B/E

The changes are shown below. (Error: red, Correct: blue)

No.	PDF page (Rev.1.60)	Section	Chapter title (Chart title)									Er	ror								
	2113	Functional Safety	(4) ERRSLVxxADDR — PBGxx Error Address Register			• •								s Regis		ted with	1 the PBGxx	i.			Τ
					В	t 31	30		28	27	26	25	24	23	22	21	20 19	18	17	16	
				Value	after rese	 t 0	0	0	0	0	0	0	0	0	0	0	ADDR[23:16]	0	0	0	1
				value	R/V		R	R	R	R	R	R	R	R	R	R	R R	R	R	R	
					В	t 15	14	13	12	11	10	9	8	7	6	5	4 3	2	1	0	
													ADD	R[15:0]							
1				Value	after rese R/V		0 R	0 R	0 R	0 R	0 R	0 R	0 R	0 R	0 R	0 R	0 0 R R	0 R	0 R	0 R	
						I		27.97 sition				ction	erCo	ntents							
							31 to 2		_				hese b	its are alv	ways re	ad as 0.	The write val	ue shou	ld also b	e 0.	
							23 to 0	)	ADDR[2	23:0]				cess occu d value o			address is ca	culated	by addit	ion of	
	2097	Functional Safety	27.3 Lockstep	none																	27 Re
																					co Ev
																					be
2																					by
																					be Ap
	010																				
	218	Operating Mode	Table 5.1 Selection of Operating Mode				Table :			tion o		ating	Mode					_			.   .
				Va MD1	ue Seti MD0	FLM		Value Se STM SEL		M SEL0		ating Mo	de	Startup	Area	Types	of I/F* <sup>1</sup>	Rem	arks		
				0	0	0	- F	0	0		_	boot mo		User are		I/F by (	ssible to select	On-cl	hip debug able.	j is	.   .
								0	1		User	boot moo	de	User bo	ot area	byte. F Sectio OPBT	or details, see n 31.10.2, 2 — Option Register.				
							Γ	1	×		Seria mode	l progran e	nming	Boot are	ea	Writer (2-line	I/F UART)	Seria availa	l program able.	ming is	
3				0	0	1		×	×		Boun	dary sca	n mode	-		JTAG		Boun availa	dary scan able.	n is	
				0	1	0		×	×		Seria mode	l progran	nming	Boot are	ea	Writer (2-line	I/F UART)	Seria availa	l program able.	iming is	
				0	1	1		×	×		Seria mode	l progran	nming	Boot are	ea	Writer (3-line	clock	Seria availa	l program able.	ming is	
							lote:	X = Don	't care							synchr	onization)				-
							Note 1.	For th	e corres	ponden	ce betw	een the	pin fun	ction and	d pin sta	ate in ea	ch interface,	see Sec	tion 2.4	.3, Pin	-
								State													
			<b>T</b>																		$\perp$
	2206	On-Chip Debugging	Table 34.2 I/O Pins of AUDR	Tabl	e 30.	2	I/O P	ins of	f AUD	R											Т
		Unit (OCD)		Pin	Name		I/O		Des	scriptio	on										F
				AUE	RST		Input			DR res			a a ta ti			it dooo	not initialia	a tha (			- -
									AU	DMBR	and A	UDMB	<del>RC (d</del>	escribed	d below	<del>∨).</del>	not initializ	e uie r	CODISP	Χ,	
4									Wh	en this	pin is	not coi	nnecte	ed, it is i	nterna	ily pulle	ed-down.				-
1																					

1/7

							Correct							Change reason	Notice situation	Note
							error addres	-		l with the P	BGxx				TN-RH8-B0195A/E	-
		Bit 31		29	28		26 25 24	-	-	21 20		18 17	16			
	Ľ		50	23	20	21 2		23 R[31:16]		2, 20	13	17	10			
Value	e after rese R/		0 R	0 R	0 R		0 0 0 R R R	0 R		0 0 R R	0 R	0 0 R R	0 R			
	E	Bit 15	14	13	12	11 1	0 9 8 ADI	7 DR[15:0]	6	5 4	3	2 1	0	Description		
Value	e after rese R/		0 R	0 R	0 R	0	0 0 0 R <mark>R</mark> R	0 R		0 0 R R	0 R	0 0 R R	0 R	Change		
				<u> </u>			R Register Co	ntents								
			Bit Posi 31 to 0		Bit Nan	31:0]	Function Address at which	an error ha	as occurr	ed.						
							CAUTION ADDR[31:24] of Access address				0000 <sub>H</sub> to r	read value of	of these			
							bits.									
Readir compa Even i be occ by sub Ins be add	are erro if the br curred b bsequen sert the ded by a	gister or. Accoranch by unc ot inst NOP assem	with a va cordingly, instructio defined re ruction is instructio bler lang	such i on and gister initial on, the uage. V	registe the su after t ized in SYNC When C	rs must    bsequen  he reset   case of  I instruc   languag	after a reset w be initialized w t instruction is . It should be a branching in th tion or the RIE e is used, it co JMP, JR	th the des issued in pplied as e precedin instructio	sired se paralle specifie ng instr on follov	ettings. I, the lock ed below u ruction. wing the br	step con ntil the r	npare erro egister wl	or might hich refer	Description Change	TN-RH8-B0183C/E	
	Table 5 Value Se		Selectio	-	-	Mode				I					-	
MD1			FLMODE			STMSEL0	Operating Mode			Type of I/F* The interfac		Remark On-chip de				
Ū				0	1	1	User boot mode		oot area	selected by the option b For details, Section 31. OPBT2 — C Byte 2 Regi	OPBT2 in yte area. see 10.2 Option	available.				
				1	,	(	Serial programmode	ning Boot a	irea	Writer I/F (2-line UAR	T)	Serial prog				
0	0		1	×	>	(	Boundary scan	<u> </u>			,	available.	ramming is	Additional Description		
0	1			x	)	¢	mode Serial programm	ning Boot a	irea	JTAG Writer I/F		available. Boundary s available. Serial prog				
0	1		1	x	)		mode			Writer I/F (2-line UAR Writer I/F (3-line clock	Т)	available. Boundary s available. Serial prog available.	scan is			
	1 1 Note: 2 Note 1. Note 2.	For the		x	between	(	mode Serial programm mode Serial programm	ning Boot a	irea	Writer I/F (2-line UAR' Writer I/F (3-line clock synchroniza	T) tion)	available. Boundary s available. Serial prog available. Serial prog available.	scan is gramming is			
0	Note 1.	For the Alway	he correspo	x ndence	between	(	mode Serial programm mode Serial programm mode	ning Boot a	irea	Writer I/F (2-line UAR' Writer I/F (3-line clock synchroniza	T) tion)	available. Boundary s available. Serial prog available. Serial prog available.	scan is gramming is		TN-RH8-B0228A/E	
0 Table Pin N	Note 1. Note 2.	For the Alway	he correspo ys input low	x ndence	between MD1.	the pin fur	mode Serial programm mode Serial programm mode	ning Boot a	irea	Writer I/F (2-line UAR' Writer I/F (3-line clock synchroniza	T) tion)	available. Boundary s available. Serial prog available. Serial prog available.	scan is gramming is		TN-RH8-B0228A/E	_
0 Table Pin N	Note 1. Note 2.	For the Alway	Pins of A	x ndence	between MD1. C A Ir V V	the pin fur escription UDR rese putting L Vhen turni Vhen this p	mode Serial programm mode Serial programm mode	the AUDR. set this pin ed, it is inte	to Low r	Writer I/F (2-line UAR' Writer I/F (3-line clock synchroniza e Section 2.4	T) (tion) 4.3, Pin Sta	available. Boundary s available. Serial prog available. Serial prog available.	scan is gramming is		TN-RH8-B0228A/E	1

No. PDF page (Rev.1.60)		Chapter title (Chart title)	Error	Correct	Change reason	Notice situation	Note
2219	On-Chip 30.4	.4.3 Usage Notes	20.4.4.2. Heave Netes on the AUDD Function	30.4.4.3 Usage Notes on the AUDR Function		TN-RH8-B0228A/E	-
	Debugging Unit (OCD)	on the AUDR Function	30.4.4.3 Usage Notes on the AUDR Function				
			<ul> <li>Do not negate the AUDSYNC pin until one cycle of AUDCK has elapsed after a command is input to the AUDATA pin and the Ready flag has been returned.</li> </ul>	<ul> <li>Do not negate the AUDSYNC pin until one cycle of AUDCK has elapsed after a command is input to the AUDATA pin and the Ready flag has been returned.</li> </ul>			
			• When uninitialized memory is accessed through the AUDR, a bus error may occur due to ECC	<ul> <li>When uninitialized memory is accessed through the AUDR, a bus error may occur due to ECC error detection.</li> </ul>			
			error detection.	• Do not reset AUDR with AUDRST = L, while transferring data with AUDR (AUDSYNC = L). The data			
				transfer of AUDR is not completed in the System Interconnect, and it may interfere with the data transfer of other bus masters.			
				<ul> <li>AUDR can not transfer data when being in external or internal reset state.</li> </ul>			
				• Do not assert AUDSYNC pin for a minimum of 2 AUDCK cycles after AUDR reset release with AUDRST =			
				H.			
				• The timing from power on to data transfer is shown in Figure 30.xx.			
					Description		
5				It can not be accessed until the	Change		
				Power supply			
				RESET			
				AUDRST     When turning on the power, set AUDRST = L.       Input AUDCK more than 2 cycles after releasing AUDRST, and set AUDSYNC = L.			
				AUDSYNC			
				Input AUDRST = L and AUDCK more than 5 cycles to initialize AUDR.			
				Figure 30.xx Timings from power on to data transfer			
2219		Cautions on g On-Chip	none	(5) Handling of /DCUTRSTpin at power on Set the /DCUTRSTpin to the low level at power on, regardless of whether on-chip debugging is used.		-	-
6	Unit (OCD) Debu				Additional Description		
2274	Electrical Figur Characteristic Signa	re 35.6 Control al Timing			]	-	-
	s		RESET	RESET			
					W/vitio a		
7			MD1. MD0		Writing Error		
			FLMODE				
			Figure 35.6 Control Signal Timing	Figure 35.6 Control Signal Timing			
2290	Electrical Table	e 35.31 AUD RAM	Table 35.31     AUD RAM Monitor Timing	Table 35.31 AUD RAM Monitor Timing		-	_
	Characteristic Moni s	tor Timing	Condition: Tj = $-40^{\circ}$ C to 150°C, C <sub>L</sub> = 30 pF	Conditions: $Tj = -40^{\circ}C$ to 150°C, CL = 30 pF			
			Item Symbol Min. Max. Unit		_		
			AUDCK cycle time (monitor mode) tAUCKMcyc 50 — ns	Item Symbol Min. Max. Unit	_		
			AUDCK high-level width (monitor mode) tAUCKMH 0.4 × tAUCKMcyc — ns	AUDCK cycle time (monitor mode)     tAUCKMcyc     50     ms       AUDCK high-level width (monitor mode)     tAUCKMH     0.4 × tAUCKMcyc     ms	-		
			AUDCK low-level width (monitor mode) tAUCKML 0.4 × tAUCKMcyc — ns	AUDCK low-level width (monitor mode)     tAUCKML     0.4 × tAUCKMcyc     ns			
8			AUDRST setup time (monitor mode, to AUDCK↑)     tAURSTMS     30     —     ns	AUDRST setup time (monitor mode, to AUDCK↑) tAURSTMS 30 — ns	Additional		
			AUDRST input pulse width (monitor mode)     tAURSTMW     5 × tAUCKMcyc     ns	AUDRST input pulse width (monitor mode)     tAURSTMW     5 × tAUCKMcyc     ns       Monitor data output delay time (to AUDCK↑)     tAUDTMD     -     35     ns	Description		
			Monitor data output delay time (to AUDCK↑)       tAUDTMD       35       ns         Monitor data input setup time (to AUDCK↑)       tAUDTMS       15       —       ns	-     Monitor data output delay time (to AUDCK ↑)     tAUDTMS     15     —     ns			
			Monitor data input setup time (to AUDCK↑)       tAUDTMS       15       —       ns         Monitor data input hold time (from AUDCK↑)       tAUDTMH       5       —       ns	_ Monitor data input hold time (from AUDCK ↑) tAUDTMH 5 _ ns	_		
			AUDSYNC input setup time (to AUDCK $\uparrow$ )tAUDSYS15—ns	AUDSYNC input setup time (to AUDCK ↑)         tAUDSYS         15         ms           AUDSYNC input hold time (from AUDCK ↑)         tAUDSYH         5         ms	—		
			AODSTNC input setup time (to AODOR $\uparrow$ )tAODSTS15=AUDSYNC input hold time (from AUDCK $\uparrow$ )tAUDSYH5—ns	AUDSYNC input hold time (from AUDCK ↑)         tAUDSYH         5         —         ns           AUDISR setup time         tAUDMDS         1         —         ms	-		
			10	AUDISR hold time     tAUDMDH     1     ms			

					use limit document]			3/7
No.	PDF page (Rev.1.60)	Section	Chapter title (Chart title)	Error	Correct	Change reason	Notice situation	Note
9	2884	Electrical 39.3 Characteristic Mon s		none	RESET     tAUDMDS     tAUDMDH       AUDATA3-0     tAUDMDH     tAUDMDH       Figure 35.xx     Timing to reflect settings on AUDISR	Additional Description	_	_
10	70		2.3 Pin Data ut/Output	<ul> <li>PBDCn.PBDCn_m         In output mode, when this bit is set to 1, the pin enters the bidirectional mode. In bidirectional mode, the level of the signal on a Pn_m pin can be read from PPPn.PPRn_m.     </li> </ul>	<ul> <li>PBDCn.PBDCn_m In output mode, when this bit is set to 1, the pin enters the bidirectional mode. In bidirectional mode, the level of the signal on a Pn_m pin can be read from PPRn.PPRn_m.</li> </ul>	Writing Error	-	_
11	250	Exte	ure 6.2 Example of ernal Interrupt cessing Flow	N Edge detection or level detection Interrupt processing Interrupt processing Write 1 to the EXINSTG (ROAC bit (n: 0 to 7)) to clear the external interrupt status Therrupt Instruction Return from Interrupt Instruction Interrupt Interrupt Instruction Interrupt Interrupt Instruction Interrupt Interrupt Inter	N     Edge detection or level detection?       Level detection?       Level detection?       Level detection?       Interrupt processing       Interrupt Status       Interrupt Status       Interrupt Instruction       Interrupt Status       Interrupt Processing       Interrupt Status       Interrupt Instruction	Writing Error		
12	631	RS-CAN 14.3 RSC	3.2 CAN0CmCFG	Set this register before requesting a transition to channel communication mode or channel wait mode.	Set this register before requesting a transition to channel communication mode or channel halt mode.	Writing Error	-	-
13	688	RS-CAN 14.3 RSC	3.34 CANOCFIDk	<ul> <li>28 to 0 CFID[28:0] Transmit/Receive FIFO Buffer ID Data         <ul> <li>When CFM[1:0] value is 01<sub>B</sub> (transmit mode): Set standard ID or extended ID. For standard ID, write an ID to bits b10 to b0 and write 0 to bits b28 to b11.</li> <li>When CFM[1:0] value is 00<sub>B</sub> (receive mode): Standard ID or extended ID in the received message can be read. For standard ID, read bits b10 to b0. Bits b28 to b11 are read as 0.</li> </ul> </li> <li>NOTE         <ul> <li>To clear the CFTXIF, CFRXIF, and CFMLT flags to 0, the program must write 0 to these flags. Use a store instruction to write 0 to these flags and write 1 to the other flags.</li> </ul> </li> </ul>	<ul> <li>28 to 0 CFID[28:0] Transmit/Receive FIFO Buffer ID Data <ul> <li>When CFM[1:0] value is 01<sub>B</sub> (transmit mode): Set standard ID or extended ID. For standard ID, write an ID to bits b10 to b0 and write 0 to bits b28 to b11.</li> <li>When CFM[1:0] value is 00<sub>B</sub> (receive mode): Standard ID or extended ID in the received message can be read. For standard ID, read bits b10 to b0. Bits b28 to b11 are read as 0.</li> </ul> </li> </ul>	Writing Error	_	_
14	733	RS-CAN 14.3 RSC	3.61 CAN0THLPCTRm		At this time, the THLMC[4:0] (transmit history buffer unread data counter) value in the RSCAN0THLSTSm register is decremented by 1.	Writing Error	-	_
15	746		nsitions of Global	Figure 14.5 Transitions of Global Modes	Figure 14.5 Transitions of Channel Modes	Writing Error	-	_
16	747	a Cł to C Mod Mod	hannel Transitions Channel Reset de/Channel Halt de	register in channel reset mode and then shift to channel wait mode.	Note 3. When the transition from channel reset mode to channel halt mode is to be made, set the RSCAN0CmCFG register in channel reset mode and then shift to channel halt mode.	Writing Error	-	_
17	756				When messages are retransmitted due to an arbitration-lost or an error, transmit priority determination is made again according to the TPRI bit.	Writing Error	-	-

		-			-
No.	PDF page (Rev.1.60)	Section	Chapter title (Chart title)	Error	
18	772	RS-CAN	Figure 14.20 Buffer		┢
			Configuration	Receive buffer 0	
				E Receive buffers	
				Receive buffer m × 16 + 15	
				Receive FIFO 0	
				Receive FIFO 1	
				Receive FIFO 2	
				Receive FIFO 3 Receive FIFO 4 Receive FIFO 4	
				Up to 384 buffers Receive FIFO 5	
				Receive FIFO 6	
				Receive FIFO 7	
				Transmit/receive FIFO 0	
				CAN0	
				Transmit/receive FIFO 2 : Transmit/receive	
				CANm CANm Transmit/receive FIFO 0	
				Transmit/receive FIFO 2	
19	773	RS-CAN	Figure 14.21 Buffer Setting Procedure	Enable receive FIFO interrupts by the RFIE bit in the RSCAN0RFCCm register.	
				<ul> <li>Enable transmit/receive FIFO transmit interrupts by the CFTXIE bit in the RSCAN0CFCCk register.</li> </ul>	
				Enable interrupt of buffer to be used     Enable transmit/receive FIFO receive interrupts by the CFRXIE bit in the RSCAN0CFCCk register.	
				<ul> <li>Enable transmit abort interrupts by the TAIE bit in the RSCAN0CnCTR register.</li> <li>Enable transmit complete interrupts by the TMIE bit in the <u>RSCAN0TMIEC0</u> register.</li> </ul>	
				Enable transmit queue interrupts by the TXQIE bit in the RSCAN0TXQCCn register.     Enable transmit history interrupts by the THLIE bit in the RSCAN0THLCCn register.	
				k = 0 to 11 End m = 0 to 7 End	
20	776	RS-CAN	14.5.2.2 FIFO Buffer	When received messages have been stored in one or more receive FIFO buffers or a transmit/receive FIFO buffer that	V
20	,,,,,		Reading Procedure	is set to receive mode or gateway mode, the corresponding message count display counter (RFMC[7:0] bits in the	i
				RSCANORFSTSx register ( $x = 0$ to 7) or CFMC[7:0] bits in the RSCANOCFSTSk register ( $k = 0$ to 11)) is incremented.	
					ľ
21	792	RS-CAN	14.6 Notes	• When linking transmit buffers to transmit/receive FIFO buffers or allocating transmit buffers to transmit queues, set	ŀ
				the control register (RSCAN0TMCp) of the corresponding transmit buffer to 00H. The status register	t
				(RSCAN0TMSTSp) of the corresponding transmit buffer should not be used. Flags in other status registers (registers RSCAN0TMTRSTS0 to RSCAN0TMTRSTS2, RSCAN0TMTARSTS0 to RSCAN0TMTCSTS0 to RSCAN0TMTRSTS0 to RSCAN0	F
				RSCANOTMTCSTS2, and RSCANOTMTASTS0 to RSCANOTMTASTS2), which correspond to transmit buffers linked to transmit/receive FIFO buffers or allocated to transmit queues remain unchanged. Set the enable bit in the	F
				corresponding interrupt enable register (the RSCAN0TMIEC0, RSCAN0TMIEC1 and RSCAN0TMIEC2) to 0 (transmit	
				buffer interrupt is disabled).	k
					Ļ
22	809	OS Timer	16.2.2 Block Diagram	The following block diagram shows the main components of the OSTM.	
23	1341	TSG3	Figure 19.47 Example		F
			of Error Interrupt (INTTSG3nIER)		
			Generation (PWM		
			Mode)	Internal count up signal	
				18-bit counter 3FFFFH 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9	
				Internal TSG3nO1 setting condition	
				Internal TSG3nO1 clearing condition	
				Internal TSG3nO2 setting condition	
				Internal TSG3nO2 clearing condition If setting conditions are generated If setting conditions If setting conditing If setting conditions If setting conditions If se	
				INTTSG3nIER Interrup	
				Figure 19.47 Example of Error Interrupt (INTTSG3nIER) Generation (PWM Mode)	
24	1353	TSG3	Figure 19.53 Example	TSG3nCMP1E + TSG3nDTC1 ≥ TSG3nCMP0E + TSG3nCMP2E	ħ
			of Dead Time Control between TSG3nO1	(TSG3nO2 stays inactive) TSG3nCMP2E + TSG3nDTC0 ≥ TSG3nCMP0E + TSG3nCMP1E	
			and TSG3nO2	(TSG3nO1 stays inactive)	(
1			Outputs (2/2)		L

4/7

d use limit document】			4 / 7
Correct	Change reason	Notice situation	Note
Up to 25 buffers	Writing Error		
<ul> <li>Enable interrupt of buffer to be used</li> <li>Enable interrupt of buffer to be used</li> <li>Enable transmit/receive FIFO interrupts by the RFIE bit in the RSCANORFCCm register.</li> <li>Enable transmit/receive FIFO receive interrupts by the CFTXIE bit in the RSCANOCFCCk register.</li> <li>Enable transmit abort interrupts by the TAIE bit in the RSCANOCTCR register.</li> <li>Enable transmit queue interrupts by the TMIE bit in the RSCANOTMIECV register.</li> <li>Enable transmit queue interrupts by the TXQIE bit in the RSCANOTXQCCn register.</li> <li>Enable transmit history interrupts by the THLIE bit in the RSCANOTHLCCN register.</li> <li>Enable transmit history interrupts by the THLIE bit in the RSCANOTHLCCN register.</li> </ul>	Writing Error		
When received messages have been stored in one or more receive FIFO buffers or a transmit/receive FIFO buffer that is set to receive mode or gateway mode, the corresponding message count display counter (RFMC[7:0] bits in the RSCAN0RFSTSx register (x = 0 to 7) or CFMC[7:0] bits in the RSCAN0CFSTSk register (k = 0 to 11)) is incremented by 1.	Writing Error	_	_
• When linking transmit buffers to transmit/receive FIFO buffers or allocating transmit buffers to transmit queues, set the control register (RSCAN0TMCp) of the corresponding transmit buffer to 00H. The status register (RSCAN0TMSTSp) of the corresponding transmit buffer should not be used. Flags in other status registers (registers RSCAN0TMTRSTS0, RSCAN0TMTRSTS1, RSCAN0TMTARSTS0, RSCAN0TMTARSTS1, RSCAN0TMTARSTS0, RSCAN0TMTCSTS0, RSCAN0TMTASTS1, RSCAN0TMTASTS1), which correspond to transmit buffers linked to transmit/receive FIFO buffers or allocated to transmit queues remain unchanged. Set the enable bit in the corresponding interrupt enable register (the RSCAN0TMIEC0, RSCAN0TMIEC1 and RSCAN0TMIEC2) to 0 (transmit buffer interrupt is disabled).	Writing Error	_	_
The following block diagram shows the main components of the OSTM. This product does not implement OSTMnTTOUT output.	Writing Error	_	-
Count clock       Internal count up signal         18-bit counter       3FFFFh         18-bit counter       18-bit counter         18-bit counter       18-bi	Writing Error		
TSG3nCMP1E + TSG3nDTC1 ≥ TSG3nCMP0E + TSG3nCMP3E (TSG3nO2 stays inactive) TSG3nCMP3E + TSG3nDTC0 ≥ TSG3nCMP0E + TSG3nCMP1E (TSG3nO1 stays inactive)	Writing Error	_	_

No.	PDF page (Rev.1.60)	Section	Chapter title (Chart title)	Error	Correct	Change reason	Notice situation	Note
25	1353	TSG3		At (4), the falling edge (inactive) of the TSG3nO1 output is caused by the simultaneous active state detected and the dead time counter starts counting. After the end of the dead time counter operation, the TSG3nO2 output becomes active.	At (4), the falling edge (inactive) of the TSG3nO1 output is caused by the simultaneous active state detected. The dead time counter starts counting after compare match with the TSG3nCMP1 register. After the end of the dead time counter operation, the TSG3nO2 output becomes active.	Writing Error	-	-
26	1353	TSG3	Figure 19.53 Example of Dead Time Control between TSG3nO1 and TSG3nO2 Outputs (2/2)	Figure 19.53 Example of Dead Time Control between TSG3nO1 and TSG3nO2	Figure 19.53       Example of Dead Time Control between TSG3nO1 and TSG3nO2	Writing Error		
27	1760	EMU2	Table 24.73 EMU2nCTRINMD Register Contents	Bit Position         Bit Name         Function           15 to 8         -         These bits are read as 0. The write value should be 0.           7, 6         INSTCTR[1:0]         Selects the activation timing of input IP*1.           0         0: On completion of all A/D conversion of SCAN of the A/D converter scan group 4 ended)           0         1: On completion of A/D conversion of CH0 (conversion of the A/D converter virtual channel 1 completed)           1         0: On completion of A/D conversion of CH1 (conversion of the A/D converter virtual channel 1 completed)           1         1: On completion of A/D conversion of CH2 (conversion of the A/D converter virtual channel 1 completed)           1         1: On completion of A/D conversion of CH2 (conversion of the A/D converter virtual channel 2 completed)           5 to 3         CMUVW[2:0]         Selects the object of current measurement when the CMES bit is set to 1.           0         0         0: Measures currents of 2 phases (U, V, and W)           0         1         1: Measures currents of 2 phases (U and W)           0         1         1: Measures currents of 2 phases (U and W)           0         1         1: Measures currents of 2 phases (U and V)           1         1         1         1           2         CMES         Selects the object of current measurement.           0: 2 phases (V and W)	Bit Position         Bit Name         Function           15 to 8         -         These bits are read as 0. The write value should be 0.           7, 6         INSTCTR[1:0]         Selects the activation timing of input IP*1.           0         0: On completion of all A/D conversion (scan of the A/D converter scan group 4 ended)           0         1: On completion of A/D conversion of CH0 (conversion of the A/D converter virtual channel 0 completed)           1         0: On completion of A/D conversion of CH1 (conversion of the A/D converter virtual channel 1 completed)           1         1: On completion of A/D conversion of CH2 (conversion of the A/D converter virtual channel 1 completed)           1         1: On completion of A/D conversion of CH2 (conversion of the A/D converter virtual channel 2 completed)           5 to 3         CMUVW[2:0]         Selects the object of current measurement when the CMES bit is set to 1.           0         0         0: Measures currents of 2 phases (U, V, and W)           0         0         1: Measures currents of 2 phases (U and W)           1         0         0           1         0         0           1         0         0           2         CMES         Selects the object of current measurement.           1         0         0         Current measurement.           2         <	Writing Error		
28	1762	EMU2	24.3.42 EMU2nADDOFSmk	Value after reset: 0000 <sub>H</sub>	Value after reset: 0800 <sub>H</sub>	Writing Error	-	_
29	1892	RDC2	25.3.7 RDC2nMNTC - RDC2n Monitor Pin Setting Register (n = 0, 1)	State Conductor - RDC2n Monitor Pin Setting Register (n = 0, 1)Access: Readable/writable in 16-bit units. Address: $RDC2n_{Dase>} + 001A_{H}$ Walue After Reset: $000A_{H}$ Distribution of the set of	$ \begin{array}{llllllllllllllllllllllllllllllllllll$	Writing Error	_	
30	1892	RDC2	25.3.7 RDC2nMNTC	Value after reset: 00×0 <sub>H</sub>	Value after reset: 00X0 <sub>H</sub>	Writing Error	-	-

lo. PDF page (Rev.1.60)		Chapter title (Chart title)	Error	Correct	Change reason	Notice situation	Note
31 1892	RDC2	Table 25.23 RDC2nMNTC Register Contents	Bit Position       Bit Name       Function         15 to 13       Reserved       These bits are read as 0. The write value should be 0.	Bit Position       Bit Name       Function         15 to 13       Reserved       These bits are read as 0. The write value should be 0.		_	_
			15 to 13       Reserved       These bits are read as 0. The write value should be 0.         12       MNTC       Monitor Pin Control 0: Leaves RDC2nSINMNT and RDC2nCOSMNT pins open. 1: Outputs from RDC2nSINMNT and RDC2nCOSMNT pins.         11 to 0       Reserved       These bits are read as 0. The write value should be 0.	15 to 13       Reserved       These bits are read as 0. The write value should be 0.         12       MNTC       Monitor Pin Control 0: Leaves RDC2nSINMNT and RDC2nCOSMNT pins open. 1: Outputs from RDC2nSINMNT and RDC2nCOSMNT pins.         11 to 8       Reserved       These bits are read as 0. The write value should be 0.	Writing Error		
				7 to 5     Reserved     The read value is undefined. The write value should be 0.       4 to 0     Reserved     These bits are read as 0. The write value should be 0.			
32 1928	RDC2	Initial Operation Flow	Note: n = 0, 1 Note 1. See Figure 25.13, Register Initial Setting Flow. Note 2. For BIST test time, see Section 35.5.1, RDC Conversion Performance. Note 3. For BIST recovery time, see Section 35.5.1, RDC Conversion Performance. Note 4. For the settling time, see Section 35.5.1, RDC Conversion Performance.	Note: n = 0, 1 Note2: If the angle cannot be tracked when the R/D unit is started, apply a ki reset after the amplitude of RDC2nSINMNT or RDC2nCOSMNT rises to at least 1 V p-p and the amplitude of RDC2nRSO rises to at least 200 m p-p. Note 1. See Figure 25.13, Register Initial Setting Flow. Note 2. For BIST test time, see Section 35.5.1, RDC Conversion Performance. Note 3. For BIST recovery time, see Section 35.5.1, RDC Conversion Performance. Note 4. For the settling time, see Section 35.5.1, RDC Conversion Performance.	V Writing Error	_	_
33 1930	RDC2	25.6.1 Resolver Signal Input (Differential Input) Circuit	(1) RH $\approx \{(\text{RVDD} - \text{VCOM}) / (22.0 \times 10^{-6})\}$ -RIN, where VCOM = RVDD/2[V]	(1) RH $\approx \{(+VEXT - VCOM) / (22.0 \times 10^{-6})\}$ -RIN, where VCOM = RVDD/2[V]	Writing Error	-	_
34 2005	ADCC	Table 26.49 Notes on Setting Registers (2/2)	ADCCnTHCR       When setting the registers shown in the left column, write these registers after they have been read.         ADCCnTHBCR       If this procedure is not followed, the written register value may not be properly reflected, resuting in malfunction.         ADCCnTHGSR       ADCCnSGCRx         ADCCnSGVCSPx       ADCCnSGVCEPx	ADCCnTHCR       When setting the registers shown in the left column, write these registers after they have been read.         ADCCnTHBCR       If writing to the register shown at the left occurs continuously without following this procedure, the written register value may not be correctly reflected in operations.         ADCCnTHGSR       ADCCnSGVCSPx         ADCCnSGVCEPx       ADCCnSGVCEPx	Additional Description	_	_
35 2007	ADCC	Table 26.52 A/D Conversion Influential Formula	Table 26.52 A/D Conversion Influential Formula         Item       Symbol       Reference       Unit         Signal source impedance       Re       Depends on user board       kΩ         Conversion cycle of T&H circuit       T2       ms         AnVREFH voltage (n = 0, 1)       Vavrefh       V         Parasitic capacitance of the last stage of channel multiplexer       C1       10       pF           AnVCC voltage /2 – measured pin voltage   (n = 0, 1)       V3       Depends on user board       V	Table 26.52 A/D Conversion Influential Formula       of C1M (R7F701271EAFP #**0) and C1H (R7F701270EABG #**0)         Item       Symbol       Reference       Unit         Signal source impedance       Re       Depends on user board       kΩ         Conversion cycle of T&H circuit       T2       ms         AnVREFH voltage (n = 0, 1)       Vavrefh       V         Parasitic capacitance of the last stage of channel multiplexer       C1       10       pF         AnVCC voltage /2 – measured pin voltage   (n = 0, 1)       V3       Depends on user board       V		_	_
				Table 26.XX A/D Conversion Influential Formula of C1M (R7F701271EAFP #**4) and C1H (R7F701270EABG-C #**4)         Item       Symbol       Reference       Unit         Signal source impedance       Re       Depends on user board       KΩ         Conversion cycle of T&H circuit       T2       ms         AnVREFH voltage (n = 0, 1)       Vavrefh       V         Parasitic capacitance of the last stage of channel       C1       2       pF         I AnVCC voltage /2 – measured pin voltage   (n = 0, 1)       V3       Depends on user board       V	Writing Error		
36 2157	ECM	Table 28.8 List of Error Sources and Safety Processing (1/2)	6       RAM       Local RAM (CPU1, CPU2) 2-bit ECC error and local RAM (CPU1) address parity error* <sup>3</sup> 7       Local RAM (CPU1, CPU2) 1-bit ECC error and local RAM (CPU1) parity bit error* <sup>3</sup>	6       RAM       Local RAM (CPU1, CPU2) 2-bit ECC error and local RAM (CPU1, CPU2) address parity error*3         7       Local RAM (CPU1, CPU2) 1-bit ECC error and local RAM (CPU1, CPU2) parity bit error*3	Writing Error	_	_
37 2159	ECM	Table 28.9 Merging of Error Sources	6       RAM       Local RAM (CPU1, CPU2): 2-bit ECC error Local RAM (CPU1): Address parity error       2-bit ECC errors (local RAM for CPU1, CPU2) and address parity errors are merged.         7       Local RAM (CPU1, CPU2)): 1-bit ECC error Local RAM (CPU1): Parity bit error       1-bit ECC errors (local RAM for CPU1, CPU2) and parity bit errors are merged.	6       RAM       Local RAM (CPU1, CPU2): 2-bit ECC error Local RAM (CPU1, CPU2): Address parity error       2-bit ECC errors and address parity errors of local RAM for CPU1, CPU2 are merged.         7       Local RAM (CPU1, CPU2): 1-bit ECC error Local RAM (CPU1, CPU2): 1-bit ECC error Local RAM (CPU1, CPU2): Parity bit error       1-bit ECC errors and address parity errors of local RAM for CPU1 CPU2 are merged.	Writing Error	_	_

No.	PDF page (Rev.1.60)	Section	Chapter title (Chart title)		Error					Correct	Change reason	Notice situation	Note				
38	2242	Flash Memory	31.11 Notes	(7) Items prohibited during prog Do not perform the following	ramming and erasure g operations during programming <mark>and</mark> eras		mming and erasure/blank checking operations during programming, erasure a	Writing Error	_	-							
39	2294	Electrical Characteristic	Table 35.35 RDC Conversion													_	-
		S	Performance	BIST determination time*5	Angle conversion BIST (angle determination threshold is within ±8 LSB)	 - 10	) ms		BIST determination time*5	Angle conversion BIST (angle determination threshold is within ±16 LSB)	-	_	10	ms			
					Resolver signal error detection BIST	 - 1.5	5 ms			Resolver signal error detection BIST	-	_	1.5	ms	Writing		
					Resolver signal cut off detection BIST	 - 1	ms			Resolver signal cut off detection BIST	_	_	1	ms	Error		
					Conversion error BIST	 - 10	) ms			Conversion error BIST	_	_	10	ms			

End of the list