

RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan
Renesas Electronics Corporation

Product Category	MPU/MCU		Document No.	TN-RH8-B0245B/E	Rev.	2.00
Title	RH850/C1x User's Manual Hardware Rev.1.60 Errata		Information Category	Technical Notification		
Applicable Product	RH850/C1x	Lot No.	Reference Document	Refer to the below		
		-				

1. Explanation

This document is errata of RH850/C1x User's Manual Hardware Rev.1.60.

No.1 to No.9 have already been notified on the previous edition of TN-RH8-B0245A/E.




No.10 to No.39 are additional items.




【Reference Documents】







Series	Series	Series	Rev.	Document No
RH850	C1x	RH850/C1x User's Manual: Hardware	1.60	R01UH0414EJ0160

The changes are shown below. (Error: red, Correct: blue)

No.	PDF page (Rev.1.60)	Section	Chapter title (Chart title)	Error	Correct	Change reason	Notice situation	Note																																																																																																																				
1	2113	Functional Safety	(4) ERRSLVxxADDR — PBGxx Error Address Register	<p>(4) ERRSLVxxADDR — PBGxx Error Address Register</p> <p>ERRSLVxxADDR holds the address of the illegal access rejected with the PBGxx.</p> <div><div>Bit31302928272625242322212019181716</div><div><div>— — — — — — —</div><div>ADDR[23:16]</div></div><div>Value after reset0000000000000000</div><div>R/WRRRRRRRRRRRRRRR</div><div>Bit1514131211109876543210</div><div>ADDR[15:0]</div><div>Value after reset0000000000000000</div><div>R/WRRRRRRRRRRRRRRR</div><p>Table 27.97 ERRSLVxxADDR Register Contents</p><table><tr><th>Bit Position</th><th>Bit Name</th><th>Function</th></tr><tr><td>31 to 24</td><td>—</td><td>Reserved. These bits are always read as 0. The write value should also be 0.</td></tr><tr><td>23 to 0</td><td>ADDR[23:0]</td><td>When an illegal access occurs, the access address is calculated by addition of FF00 0000_H to read value of these bits.</td></tr></table></div> <div><p>(4) ERRSLVxxADDR — PBGxx error address register</p><p>ERRSLVxxADDR holds the address of the illegal access rejected with the PBGxx</p><div><div>Bit31302928272625242322212019181716</div><div>ADDR[31:16]</div></div><div>Value after reset:0000000000000000</div><div>R/WRRRRRRRRRRRRRRR</div><div>Bit1514131211109876543210</div><div>ADDR[15:0]</div><div>Value after reset:0000000000000000</div><div>R/WRRRRRRRRRRRRRRR</div><p>Table 27.97 ERRSLVxxADDR Register Contents</p><table><tr><th>Bit Position</th><th>Bit Name</th><th>Function</th></tr><tr><td>31 to 0</td><td>ADDR[31:0]</td><td>Address at which an error has occurred.</td></tr></table><div>CAUTION ADDR[31:24] of PBG 2 to 5 are fixed to 0. Access address is calculated by addition of FF00 0000_H to read value of these bits.</div></div> <div>Description Change</div> <div>TN-RH8-B0195A/E</div> <div>—</div>	Bit Position	Bit Name	Function	31 to 24	—	Reserved. These bits are always read as 0. The write value should also be 0.	23 to 0	ADDR[23:0]	When an illegal access occurs, the access address is calculated by addition of FF00 0000 _H to read value of these bits.	Bit Position	Bit Name	Function	31 to 0	ADDR[31:0]	Address at which an error has occurred.																																																																																																									
Bit Position	Bit Name	Function																																																																																																																										
31 to 24	—	Reserved. These bits are always read as 0. The write value should also be 0.																																																																																																																										
23 to 0	ADDR[23:0]	When an illegal access occurs, the access address is calculated by addition of FF00 0000 _H to read value of these bits.																																																																																																																										
Bit Position	Bit Name	Function																																																																																																																										
31 to 0	ADDR[31:0]	Address at which an error has occurred.																																																																																																																										
2	2097	Functional Safety	27.3 Lockstep	none	<p>27.3.3 Usage Notes</p> <p>Reading a register with a value that is undefined after a reset without initializing the register may lead to a lock step compare error. Accordingly, such registers must be initialized with the desired settings.</p> <p>Even if the branch instruction and the subsequent instruction is issued in parallel, the lock step compare error might be occurred by undefined register after the reset. It should be applied as specified below until the register which refer by subsequent instruction is initialized in case of branching in the preceding instruction.</p> <p>● Insert the NOP instruction, the SYNCI instruction or the RIE instruction following the branch instruction.(It has to be added by assembler language. When C language is used, it could be optimized.)</p> <p>Applicable branch instructions: Bcond, BR, JARL, JMP, JR</p>	Description Change	TN-RH8-B0183C/E	—																																																																																																																				
3	218	Operating Mode	Table 5.1 Selection of Operating Mode	<p>Table 5.1 Selection of Operating Mode</p> <table><tr><th colspan="3">Value Set in The Pin</th><th colspan="2">Value Set in Option Byte 0</th><th rowspan="2">Operating Mode</th><th rowspan="2">Startup Area</th><th rowspan="2">Types of I/F*1</th><th rowspan="2">Remarks</th></tr><tr><th>MD1</th><th>MD0</th><th>FLMODE</th><th>STM SEL1</th><th>STM SEL0</th></tr><tr><td rowspan="3">0</td><td rowspan="3">0</td><td rowspan="3">0</td><td>0</td><td>0</td><td>User boot mode</td><td>User area</td><td rowspan="3">It is possible to select I/F by OPBT2 in option byte. For details, see Section 31.10.2, OPBT2 — Option Byte 2 Register.</td><td rowspan="3">On-chip debug is available.</td></tr><tr><td>0</td><td>1</td><td>User boot mode</td><td>User boot area</td></tr><tr><td>1</td><td>x</td><td>Serial programming mode</td><td>Boot area</td></tr><tr><td>0</td><td>0</td><td>1</td><td>x</td><td>x</td><td>Boundary scan mode</td><td>—</td><td>JTAG</td><td>Boundary scan is available.</td></tr><tr><td>0</td><td>1</td><td>0</td><td>x</td><td>x</td><td>Serial programming mode</td><td>Boot area</td><td>Writer I/F (2-line UART)</td><td>Serial programming is available.</td></tr><tr><td>0</td><td>1</td><td>1</td><td>x</td><td>x</td><td>Serial programming mode</td><td>Boot area</td><td>Writer I/F (3-line clock synchronization)</td><td>Serial programming is available.</td></tr></table> <p>Note: X = Don't care. Note 1. For the correspondence between the pin function and pin state in each interface, see Section 2.4.3, Pin State.</p>	Value Set in The Pin			Value Set in Option Byte 0		Operating Mode	Startup Area	Types of I/F*1	Remarks	MD1	MD0	FLMODE	STM SEL1	STM SEL0	0	0	0	0	0	User boot mode	User area	It is possible to select I/F by OPBT2 in option byte. For details, see Section 31.10.2, OPBT2 — Option Byte 2 Register.	On-chip debug is available.	0	1	User boot mode	User boot area	1	x	Serial programming mode	Boot area	0	0	1	x	x	Boundary scan mode	—	JTAG	Boundary scan is available.	0	1	0	x	x	Serial programming mode	Boot area	Writer I/F (2-line UART)	Serial programming is available.	0	1	1	x	x	Serial programming mode	Boot area	Writer I/F (3-line clock synchronization)	Serial programming is available.	<p>Table 5.1 Selection of Operating Mode</p> <table><tr><th colspan="3">Value Set in The Pin</th><th colspan="2">Value Set in Option Byte 0</th><th rowspan="2">Operating Mode</th><th rowspan="2">Startup Area</th><th rowspan="2">Type of I/F*1</th><th rowspan="2">Remark</th></tr><tr><th>MD1*2</th><th>MD0</th><th>FLMODE</th><th>STMSEL1</th><th>STMSEL0</th></tr><tr><td rowspan="3">0</td><td rowspan="3">0</td><td rowspan="3">0</td><td>0</td><td>0</td><td>User boot mode</td><td>User area</td><td rowspan="3">The interface can be selected by OPBT2 in the option byte area. For details, see Section 31.10.2 OPBT2 — Option Byte 2 Register.</td><td rowspan="3">On-chip debug is available.</td></tr><tr><td>0</td><td>1</td><td>User boot mode</td><td>User boot area</td></tr><tr><td>1</td><td>x</td><td>Serial programming mode</td><td>Boot area</td></tr><tr><td>0</td><td>0</td><td>1</td><td>x</td><td>x</td><td>Boundary scan mode</td><td>—</td><td>JTAG</td><td>Boundary scan is available.</td></tr><tr><td>0</td><td>1</td><td>0</td><td>x</td><td>x</td><td>Serial programming mode</td><td>Boot area</td><td>Writer I/F (2-line UART)</td><td>Serial programming is available.</td></tr><tr><td>0</td><td>1</td><td>1</td><td>x</td><td>x</td><td>Serial programming mode</td><td>Boot area</td><td>Writer I/F (3-line clock synchronization)</td><td>Serial programming is available.</td></tr></table> <p>Note: X = Don't care Note 1. For the correspondence between the pin function and pin state in each interface, see Section 2.4.3, Pin State Note 2. Always input low level to MD1.</p>	Value Set in The Pin			Value Set in Option Byte 0		Operating Mode	Startup Area	Type of I/F*1	Remark	MD1*2	MD0	FLMODE	STMSEL1	STMSEL0	0	0	0	0	0	User boot mode	User area	The interface can be selected by OPBT2 in the option byte area. For details, see Section 31.10.2 OPBT2 — Option Byte 2 Register.	On-chip debug is available.	0	1	User boot mode	User boot area	1	x	Serial programming mode	Boot area	0	0	1	x	x	Boundary scan mode	—	JTAG	Boundary scan is available.	0	1	0	x	x	Serial programming mode	Boot area	Writer I/F (2-line UART)	Serial programming is available.	0	1	1	x	x	Serial programming mode	Boot area	Writer I/F (3-line clock synchronization)	Serial programming is available.	Additional Description	—	—
Value Set in The Pin			Value Set in Option Byte 0		Operating Mode	Startup Area	Types of I/F*1	Remarks																																																																																																																				
MD1	MD0	FLMODE	STM SEL1	STM SEL0																																																																																																																								
0	0	0	0	0	User boot mode	User area	It is possible to select I/F by OPBT2 in option byte. For details, see Section 31.10.2, OPBT2 — Option Byte 2 Register.	On-chip debug is available.																																																																																																																				
			0	1	User boot mode	User boot area																																																																																																																						
			1	x	Serial programming mode	Boot area																																																																																																																						
0	0	1	x	x	Boundary scan mode	—	JTAG	Boundary scan is available.																																																																																																																				
0	1	0	x	x	Serial programming mode	Boot area	Writer I/F (2-line UART)	Serial programming is available.																																																																																																																				
0	1	1	x	x	Serial programming mode	Boot area	Writer I/F (3-line clock synchronization)	Serial programming is available.																																																																																																																				
Value Set in The Pin			Value Set in Option Byte 0		Operating Mode	Startup Area	Type of I/F*1	Remark																																																																																																																				
MD1*2	MD0	FLMODE	STMSEL1	STMSEL0																																																																																																																								
0	0	0	0	0	User boot mode	User area	The interface can be selected by OPBT2 in the option byte area. For details, see Section 31.10.2 OPBT2 — Option Byte 2 Register.	On-chip debug is available.																																																																																																																				
			0	1	User boot mode	User boot area																																																																																																																						
			1	x	Serial programming mode	Boot area																																																																																																																						
0	0	1	x	x	Boundary scan mode	—	JTAG	Boundary scan is available.																																																																																																																				
0	1	0	x	x	Serial programming mode	Boot area	Writer I/F (2-line UART)	Serial programming is available.																																																																																																																				
0	1	1	x	x	Serial programming mode	Boot area	Writer I/F (3-line clock synchronization)	Serial programming is available.																																																																																																																				
4	2206	On-Chip Debugging Unit (OCD)	Table 34.2 I/O Pins of AUDR	<p>Table 30.2 I/O Pins of AUDR</p> <table><tr><th>Pin Name</th><th>I/O</th><th>Description</th></tr><tr><td>AUDRST</td><td>Input</td><td>AUDR reset input pin Inputting L to this pin resets the AUDR, but it does not initialize the AUDISR, AUDMBR and AUDMBRC (described below). When this pin is not connected, it is internally pulled-down.</td></tr></table>	Pin Name	I/O	Description	AUDRST	Input	AUDR reset input pin Inputting L to this pin resets the AUDR, but it does not initialize the AUDISR, AUDMBR and AUDMBRC (described below). When this pin is not connected, it is internally pulled-down.	<p>Table 30.2 I/O Pins of AUDR</p> <table><tr><th>Pin Name</th><th>I/O</th><th>Description</th></tr><tr><td>AUDRST</td><td>Input</td><td>AUDR reset input pin Inputting L to this pin resets the AUDR. When turning on the power, set this pin to Low regardless of the use of AUDR. When this pin is not connected, it is internally pulled-down. Make sure to initialize AUDR before inputting High to this pin.</td></tr></table> <div>CAUTION AUDR is initialized when this pin is Low and AUDCK is input for a fixed number of cycles, but it does not initialize the AUDISR, AUDMBR and AUDMBRC (described below). Refer to Section 30.4.4.3, Usage Notes on the AUDR Function and Section 35, Electrical Characteristics for the number of cycles required for initialization.</div>	Pin Name	I/O	Description	AUDRST	Input	AUDR reset input pin Inputting L to this pin resets the AUDR. When turning on the power, set this pin to Low regardless of the use of AUDR. When this pin is not connected, it is internally pulled-down. Make sure to initialize AUDR before inputting High to this pin.	Description Change	TN-RH8-B0228A/E	—																																																																																																								
Pin Name	I/O	Description																																																																																																																										
AUDRST	Input	AUDR reset input pin Inputting L to this pin resets the AUDR, but it does not initialize the AUDISR, AUDMBR and AUDMBRC (described below). When this pin is not connected, it is internally pulled-down.																																																																																																																										
Pin Name	I/O	Description																																																																																																																										
AUDRST	Input	AUDR reset input pin Inputting L to this pin resets the AUDR. When turning on the power, set this pin to Low regardless of the use of AUDR. When this pin is not connected, it is internally pulled-down. Make sure to initialize AUDR before inputting High to this pin.																																																																																																																										

No.	PDF page (Rev.1.60)	Section	Chapter title (Chart title)	Error	Correct	Change reason	Notice situation	Note																																																																																																																								
5	2219	On-Chip Debugging Unit (OCD)	30.4.4.3 Usage Notes on the AUDR Function	30.4.4.3 Usage Notes on the AUDR Function <ul style="list-style-type: none">Do not negate the $\overline{\text{AUDSYNC}}$ pin until one cycle of AUDCK has elapsed after a command is input to the AUDATA pin and the Ready flag has been returned.When uninitialized memory is accessed through the AUDR, a bus error may occur due to ECC error detection.	30.4.4.3 Usage Notes on the AUDR Function <ul style="list-style-type: none">Do not negate the $\overline{\text{AUDSYNC}}$ pin until one cycle of AUDCK has elapsed after a command is input to the AUDATA pin and the Ready flag has been returned.When uninitialized memory is accessed through the AUDR, a bus error may occur due to ECC error detection.Do not reset AUDR with $\overline{\text{AUDRST}} = \text{L}$, while transferring data with AUDR ($\overline{\text{AUDSYNC}} = \text{L}$). The data transfer of AUDR is not completed in the System Interconnect, and it may interfere with the data transfer of other bus masters.AUDR can not transfer data when being in external or internal reset state.Do not assert $\overline{\text{AUDSYNC}}$ pin for a minimum of 2 AUDCK cycles after AUDR reset release with $\overline{\text{AUDRST}} = \text{H}$.The timing from power on to data transfer is shown in Figure 30.xx.  <p>Figure 30.xx Timings from power on to data transfer</p>	Description Change	TN-RH8-B0228A/E	—																																																																																																																								
6	2219	On-Chip Debugging Unit (OCD)	30.5 Cautions on Using On-Chip Debugger	none	(5) Handling of $\overline{\text{DCUTRST}}$ pin at power on Set the $\overline{\text{DCUTRST}}$ pin to the low level at power on, regardless of whether on-chip debugging is used.	Additional Description	—	—																																																																																																																								
7	2274	Electrical Characteristic s	Figure 35.6 Control Signal Timing	 <p>Figure 35.6 Control Signal Timing</p>	 <p>Figure 35.6 Control Signal Timing</p>	Writing Error	—	—																																																																																																																								
8	2290	Electrical Characteristic s	Table 35.31 AUD RAM Monitor Timing	Table 35.31 AUD RAM Monitor Timing Condition: Tj = −40°C to 150°C, CL = 30 pF <table><tr><th>Item</th><th>Symbol</th><th>Min.</th><th>Max.</th><th>Unit</th></tr><tr><td>AUDCK cycle time (monitor mode)</td><td>tAUCKMcy</td><td>50</td><td>—</td><td>ns</td></tr><tr><td>AUDCK high-level width (monitor mode)</td><td>tAUCKMH</td><td>0.4 × tAUCKMcy</td><td>—</td><td>ns</td></tr><tr><td>AUDCK low-level width (monitor mode)</td><td>tAUCKML</td><td>0.4 × tAUCKMcy</td><td>—</td><td>ns</td></tr><tr><td>AUDRST setup time (monitor mode, to AUDCK ↑)</td><td>tAURSTMS</td><td>30</td><td>—</td><td>ns</td></tr><tr><td>AUDRST input pulse width (monitor mode)</td><td>tAURSTMW</td><td>5 × tAUCKMcy</td><td>—</td><td>ns</td></tr><tr><td>Monitor data output delay time (to AUDCK ↑)</td><td>tAUDTMD</td><td>—</td><td>35</td><td>ns</td></tr><tr><td>Monitor data input setup time (to AUDCK ↑)</td><td>tAUDTMS</td><td>15</td><td>—</td><td>ns</td></tr><tr><td>Monitor data input hold time (from AUDCK ↑)</td><td>tAUDTMH</td><td>5</td><td>—</td><td>ns</td></tr><tr><td>AUDSYNC input setup time (to AUDCK ↑)</td><td>tAUDSYS</td><td>15</td><td>—</td><td>ns</td></tr><tr><td>AUDSYNC input hold time (from AUDCK ↑)</td><td>tAUDSYH</td><td>5</td><td>—</td><td>ns</td></tr></table>	Item	Symbol	Min.	Max.	Unit	AUDCK cycle time (monitor mode)	tAUCKMcy	50	—	ns	AUDCK high-level width (monitor mode)	tAUCKMH	0.4 × tAUCKMcy	—	ns	AUDCK low-level width (monitor mode)	tAUCKML	0.4 × tAUCKMcy	—	ns	AUDRST setup time (monitor mode, to AUDCK ↑)	tAURSTMS	30	—	ns	AUDRST input pulse width (monitor mode)	tAURSTMW	5 × tAUCKMcy	—	ns	Monitor data output delay time (to AUDCK ↑)	tAUDTMD	—	35	ns	Monitor data input setup time (to AUDCK ↑)	tAUDTMS	15	—	ns	Monitor data input hold time (from AUDCK ↑)	tAUDTMH	5	—	ns	AUDSYNC input setup time (to AUDCK ↑)	tAUDSYS	15	—	ns	AUDSYNC input hold time (from AUDCK ↑)	tAUDSYH	5	—	ns	Table 35.31 AUD RAM Monitor Timing Conditions: Tj = −40°C to 150°C, CL = 30 pF <table><tr><th>Item</th><th>Symbol</th><th>Min.</th><th>Max.</th><th>Unit</th></tr><tr><td>AUDCK cycle time (monitor mode)</td><td>tAUCKMcy</td><td>50</td><td>—</td><td>ns</td></tr><tr><td>AUDCK high-level width (monitor mode)</td><td>tAUCKMH</td><td>0.4 × tAUCKMcy</td><td>—</td><td>ns</td></tr><tr><td>AUDCK low-level width (monitor mode)</td><td>tAUCKML</td><td>0.4 × tAUCKMcy</td><td>—</td><td>ns</td></tr><tr><td>AUDRST setup time (monitor mode, to AUDCK↑)</td><td>tAURSTMS</td><td>30</td><td>—</td><td>ns</td></tr><tr><td>AUDRST input pulse width (monitor mode)</td><td>tAURSTMW</td><td>5 × tAUCKMcy</td><td>—</td><td>ns</td></tr><tr><td>Monitor data output delay time (to AUDCK ↑)</td><td>tAUDTMD</td><td>—</td><td>35</td><td>ns</td></tr><tr><td>Monitor data input setup time (to AUDCK ↑)</td><td>tAUDTMS</td><td>15</td><td>—</td><td>ns</td></tr><tr><td>Monitor data input hold time (from AUDCK ↑)</td><td>tAUDTMH</td><td>5</td><td>—</td><td>ns</td></tr><tr><td>AUDSYNC input setup time (to AUDCK ↑)</td><td>tAUDSYS</td><td>15</td><td>—</td><td>ns</td></tr><tr><td>AUDSYNC input hold time (from AUDCK ↑)</td><td>tAUDSYH</td><td>5</td><td>—</td><td>ns</td></tr><tr><td>AUDISR setup time</td><td>tAUDMDS</td><td>1</td><td>—</td><td>ms</td></tr><tr><td>AUDISR hold time</td><td>tAUDMDH</td><td>1</td><td>—</td><td>ms</td></tr></table>	Item	Symbol	Min.	Max.	Unit	AUDCK cycle time (monitor mode)	tAUCKMcy	50	—	ns	AUDCK high-level width (monitor mode)	tAUCKMH	0.4 × tAUCKMcy	—	ns	AUDCK low-level width (monitor mode)	tAUCKML	0.4 × tAUCKMcy	—	ns	AUDRST setup time (monitor mode, to AUDCK↑)	tAURSTMS	30	—	ns	AUDRST input pulse width (monitor mode)	tAURSTMW	5 × tAUCKMcy	—	ns	Monitor data output delay time (to AUDCK ↑)	tAUDTMD	—	35	ns	Monitor data input setup time (to AUDCK ↑)	tAUDTMS	15	—	ns	Monitor data input hold time (from AUDCK ↑)	tAUDTMH	5	—	ns	AUDSYNC input setup time (to AUDCK ↑)	tAUDSYS	15	—	ns	AUDSYNC input hold time (from AUDCK ↑)	tAUDSYH	5	—	ns	AUDISR setup time	tAUDMDS	1	—	ms	AUDISR hold time	tAUDMDH	1	—	ms	Additional Description	—	—
Item	Symbol	Min.	Max.	Unit																																																																																																																												
AUDCK cycle time (monitor mode)	tAUCKMcy	50	—	ns																																																																																																																												
AUDCK high-level width (monitor mode)	tAUCKMH	0.4 × tAUCKMcy	—	ns																																																																																																																												
AUDCK low-level width (monitor mode)	tAUCKML	0.4 × tAUCKMcy	—	ns																																																																																																																												
AUDRST setup time (monitor mode, to AUDCK ↑)	tAURSTMS	30	—	ns																																																																																																																												
AUDRST input pulse width (monitor mode)	tAURSTMW	5 × tAUCKMcy	—	ns																																																																																																																												
Monitor data output delay time (to AUDCK ↑)	tAUDTMD	—	35	ns																																																																																																																												
Monitor data input setup time (to AUDCK ↑)	tAUDTMS	15	—	ns																																																																																																																												
Monitor data input hold time (from AUDCK ↑)	tAUDTMH	5	—	ns																																																																																																																												
AUDSYNC input setup time (to AUDCK ↑)	tAUDSYS	15	—	ns																																																																																																																												
AUDSYNC input hold time (from AUDCK ↑)	tAUDSYH	5	—	ns																																																																																																																												
Item	Symbol	Min.	Max.	Unit																																																																																																																												
AUDCK cycle time (monitor mode)	tAUCKMcy	50	—	ns																																																																																																																												
AUDCK high-level width (monitor mode)	tAUCKMH	0.4 × tAUCKMcy	—	ns																																																																																																																												
AUDCK low-level width (monitor mode)	tAUCKML	0.4 × tAUCKMcy	—	ns																																																																																																																												
AUDRST setup time (monitor mode, to AUDCK↑)	tAURSTMS	30	—	ns																																																																																																																												
AUDRST input pulse width (monitor mode)	tAURSTMW	5 × tAUCKMcy	—	ns																																																																																																																												
Monitor data output delay time (to AUDCK ↑)	tAUDTMD	—	35	ns																																																																																																																												
Monitor data input setup time (to AUDCK ↑)	tAUDTMS	15	—	ns																																																																																																																												
Monitor data input hold time (from AUDCK ↑)	tAUDTMH	5	—	ns																																																																																																																												
AUDSYNC input setup time (to AUDCK ↑)	tAUDSYS	15	—	ns																																																																																																																												
AUDSYNC input hold time (from AUDCK ↑)	tAUDSYH	5	—	ns																																																																																																																												
AUDISR setup time	tAUDMDS	1	—	ms																																																																																																																												
AUDISR hold time	tAUDMDH	1	—	ms																																																																																																																												

No.	PDF page (Rev.1.60)	Section	Chapter title (Chart title)	Error	Correct	Change reason	Notice situation	Note
9	2884	Electrical Characteristic s	39.3.12 AUD RAM Monitor	none	<div></div> <div>Figure 35.xx Timing to reflect settings on AUDISIR</div>	Additional Description	–	–
10	70	Pins	2.1.2.3 Pin Data Input/Output	• PBDCn.PBDCn_m In output mode, when this bit is set to 1, the pin enters the bidirectional mode. In bidirectional mode, the level of the signal on a Pn_m pin can be read from PPPn .PPRn_m.	• PBDCn.PBDCn_m In output mode, when this bit is set to 1, the pin enters the bidirectional mode. In bidirectional mode, the level of the signal on a Pn_m pin can be read from PPRn .PPRn_m.	Writing Error	–	–
11	250	Interrupt	Figure 6.2 Example of External Interrupt Processing Flow	<div></div>	<div></div>	Writing Error	–	–
12	631	RS-CAN	14.3.2 RSCAN0CmCFG	Set this register before requesting a transition to channel communication mode or channel wait mode.	Set this register before requesting a transition to channel communication mode or channel halt mode.	Writing Error	–	–
13	688	RS-CAN	14.3.34 RSCAN0CFIDk	<div>28 to 0 CFID[28:0] Transmit/Receive FIFO Buffer ID Data</div> <div><ul style="list-style-type: none">When CFM[1:0] value is 01_B (transmit mode): Set standard ID or extended ID. For standard ID, write an ID to bits b10 to b0 and write 0 to bits b28 to b11.When CFM[1:0] value is 00_B (receive mode): Standard ID or extended ID in the received message can be read. For standard ID, read bits b10 to b0. Bits b28 to b11 are read as 0.</div> <div>NOTE To clear the CFTXIF, CFRXIF, and CFMLT flags to 0, the program must write 0 to these flags. Use a store instruction to write 0 to these flags and write 1 to the other flags.</div>	<div>28 to 0 CFID[28:0] Transmit/Receive FIFO Buffer ID Data</div> <div><ul style="list-style-type: none">When CFM[1:0] value is 01_B (transmit mode): Set standard ID or extended ID. For standard ID, write an ID to bits b10 to b0 and write 0 to bits b28 to b11.When CFM[1:0] value is 00_B (receive mode): Standard ID or extended ID in the received message can be read. For standard ID, read bits b10 to b0. Bits b28 to b11 are read as 0.</div>	Writing Error	–	–
14	733	RS-CAN	14.3.61 RSCAN0THLPCTRm	At this time, the THLMC[4:0] (transmit history buffer unread data counter) value in the RSCAN0THLSTSm register is decremented.	At this time, the THLMC[4:0] (transmit history buffer unread data counter) value in the RSCAN0THLSTSm register is decremented by 1 .	Writing Error	–	–
15	746	RS-CAN	Figure 14.5 Transitions of Global Modes	Figure 14.5 Transitions of Global Modes	Figure 14.5 Transitions of Channel Modes	Writing Error	–	–
16	747	RS-CAN	Table 14.88 Operation a Channel Transitions to Channel Reset Mode/Channel Halt Mode	Note 3. When the transition from channel reset mode to channel wait mode is to be made, set the RSCAN0CmCFG register in channel reset mode and then shift to channel wait mode.	Note 3. When the transition from channel reset mode to channel halt mode is to be made, set the RSCAN0CmCFG register in channel reset mode and then shift to channel halt mode.	Writing Error	–	–
17	756	RS-CAN	14.4.4.1 Transmit Priority Determination	When messages are retransmitted due to an arbitration–lost or an error, transmit priority determination is made again regardless of the TPRI bit.	When messages are retransmitted due to an arbitration–lost or an error, transmit priority determination is made again according to the TPRI bit.	Writing Error	–	–

No.	PDF page (Rev.1.60)	Section	Chapter title (Chart title)	Error	Correct	Change reason	Notice situation	Note
18	772	RS-CAN	Figure 14.20 Buffer Configuration			Writing Error	-	-
19	773	RS-CAN	Figure 14.21 Buffer Setting Procedure	 <ul style="list-style-type: none">• Enable receive FIFO interrupts by the RFIE bit in the RSCAN0RFCCm register.• Enable transmit/receive FIFO transmit interrupts by the CFTXIE bit in the RSCAN0CFCCk register.• Enable transmit/receive FIFO receive interrupts by the CFRXIE bit in the RSCAN0CFCCk register.• Enable transmit abort interrupts by the TAIE bit in the RSCAN0nCTR register.• Enable transmit complete interrupts by the TMIE bit in the RSCAN0TMIECV register.• Enable transmit queue interrupts by the TXQIE bit in the RSCAN0TXQCCn register.• Enable transmit history interrupts by the THLIE bit in the RSCAN0THLCCn register.	 <ul style="list-style-type: none">• Enable receive FIFO interrupts by the RFIE bit in the RSCAN0RFCCm register.• Enable transmit/receive FIFO transmit interrupts by the CFTXIE bit in the RSCAN0CFCCk register.• Enable transmit/receive FIFO receive interrupts by the CFRXIE bit in the RSCAN0CFCCk register.• Enable transmit abort interrupts by the TAIE bit in the RSCAN0nCTR register.• Enable transmit complete interrupts by the TMIE bit in the RSCAN0TMIECV register.• Enable transmit queue interrupts by the TXQIE bit in the RSCAN0TXQCCn register.• Enable transmit history interrupts by the THLIE bit in the RSCAN0THLCCn register.	Writing Error	-	-
20	776	RS-CAN	14.5.2.2 FIFO Buffer Reading Procedure	When received messages have been stored in one or more receive FIFO buffers or a transmit/receive FIFO buffer that is set to receive mode or gateway mode, the corresponding message count display counter (RFMC[7:0] bits in the RSCAN0RFSTSx register (x = 0 to 7) or CFMC[7:0] bits in the RSCAN0CFSTSk register (k = 0 to 11)) is incremented.	When received messages have been stored in one or more receive FIFO buffers or a transmit/receive FIFO buffer that is set to receive mode or gateway mode, the corresponding message count display counter (RFMC[7:0] bits in the RSCAN0RFSTSx register (x = 0 to 7) or CFMC[7:0] bits in the RSCAN0CFSTSk register (k = 0 to 11)) is incremented by 1.	Writing Error	-	-
21	792	RS-CAN	14.6 Notes	• When linking transmit buffers to transmit/receive FIFO buffers or allocating transmit buffers to transmit queues, set the control register (RSCAN0TMCp) of the corresponding transmit buffer to 00H. The status register (RSCAN0TMSTSp) of the corresponding transmit buffer should not be used. Flags in other status registers (registers RSCAN0MTRSTS0 to RSCAN0MTRSTS2, RSCAN0MTARSTS0 to RSCAN0MTARSTS2, RSCAN0MTCSTS0 to RSCAN0MTCSTS2, and RSCAN0MTASTS0 to RSCAN0MTASTS2), which correspond to transmit buffers linked to transmit/receive FIFO buffers or allocated to transmit queues remain unchanged. Set the enable bit in the corresponding interrupt enable register (the RSCAN0TMIEC0, RSCAN0TMIEC1 and RSCAN0TMIEC2) to 0 (transmit buffer interrupt is disabled).	• When linking transmit buffers to transmit/receive FIFO buffers or allocating transmit buffers to transmit queues, set the control register (RSCAN0TMCp) of the corresponding transmit buffer to 00H. The status register (RSCAN0TMSTSp) of the corresponding transmit buffer should not be used. Flags in other status registers (registers RSCAN0MTRSTS0, RSCAN0MTRSTS1, RSCAN0MTARSTS0, RSCAN0MTARSTS1, RSCAN0MTCSTS0, RSCAN0MTCSTS1, RSCAN0MTASTS0 and RSCAN0MTASTS1), which correspond to transmit buffers linked to transmit/receive FIFO buffers or allocated to transmit queues remain unchanged. Set the enable bit in the corresponding interrupt enable register (the RSCAN0TMIEC0, RSCAN0TMIEC1 and RSCAN0TMIEC2) to 0 (transmit buffer interrupt is disabled).	Writing Error	-	-
22	809	OS Timer	16.2.2 Block Diagram	The following block diagram shows the main components of the OSTM.	The following block diagram shows the main components of the OSTM. This product does not implement OSTMnTTOUT output.	Writing Error	-	-
23	1341	TSG3	Figure 19.47 Example of Error Interrupt (INTTSG3nIER) Generation (PWM Mode)			Writing Error	-	-
24	1353	TSG3	Figure 19.53 Example of Dead Time Control between TSG3nO1 and TSG3nO2 Outputs (2/2)	TSG3nCMP1E + TSG3nDTC1 ≥ TSG3nCMP0E + TSG3nCMP2E (TSG3nO2 stays inactive) TSG3nCMP2E + TSG3nDTC0 ≥ TSG3nCMP0E + TSG3nCMP1E (TSG3nO1 stays inactive)	TSG3nCMP1E + TSG3nDTC1 ≥ TSG3nCMP0E + TSG3nCMP3E (TSG3nO2 stays inactive) TSG3nCMP3E + TSG3nDTC0 ≥ TSG3nCMP0E + TSG3nCMP1E (TSG3nO1 stays inactive)	Writing Error	-	-

No.	PDF page (Rev.1.60)	Section	Chapter title (Chart title)	Error	Correct	Change reason	Notice situation	Note																																																																																																																																																																						
25	1353	TSG3	Figure 19.53 Example of Dead Time Control between TSG3nO1 and TSG3nO2 Outputs (2/2)	At (4), the falling edge (inactive) of the TSG3nO1 output is caused by the simultaneous active state detected and the dead time counter starts counting . After the end of the dead time counter operation, the TSG3nO2 output becomes active.	At (4), the falling edge (inactive) of the TSG3nO1 output is caused by the simultaneous active state detected. The dead time counter starts counting after compare match with the TSG3nCMP1 register . After the end of the dead time counter operation, the TSG3nO2 output becomes active.	Writing Error	—	—																																																																																																																																																																						
26	1353	TSG3	Figure 19.53 Example of Dead Time Control between TSG3nO1 and TSG3nO2 Outputs (2/2)	<div></div> <p>Figure 19.53 Example of Dead Time Control between TSG3nO1 and TSG3nO2 Outputs (2/2)</p>	<div></div> <p>Figure 19.53 Example of Dead Time Control between TSG3nO1 and TSG3nO2 Outputs (2/2)</p>	Writing Error	—	—																																																																																																																																																																						
27	1760	EMU2	Table 24.73 EMU2nCTRINMD Register Contents	<table><tr><th>Bit Position</th><th>Bit Name</th><th>Function</th></tr><tr><td>15 to 8</td><td>—</td><td>These bits are read as 0. The write value should be 0.</td></tr><tr><td>7, 6</td><td>INSTCTR[1:0]</td><td>Selects the activation timing of input IP*1. 0 0: On completion of all A/D conversion (scan of the A/D converter scan group 4 ended) 0 1: On completion of A/D conversion of CH0 (conversion of the A/D converter virtual channel 0 completed) 1 0: On completion of A/D conversion of CH1 (conversion of the A/D converter virtual channel 1 completed) 1 1: On completion of A/D conversion of CH2 (conversion of the A/D converter virtual channel 2 completed)</td></tr><tr><td>5 to 3</td><td>CMUVW[2:0]</td><td>Selects the object of current measurement when the CMES bit is set to 1. 0 0 0: Measures currents of 3 phases (U, V, and W) 0 0 1: Measures currents of 2 phases (V and W) 0 1 0: Measures currents of 2 phases (U and W) <u>0 1 1</u>: Measures currents of 2 phases (U and V) The other settings are prohibited.</td></tr><tr><td>2</td><td>CMES</td><td>Selects the object of current measurement. 0: 2 phases (V and W) 1: Object selected by the CMUVW[2:0] bits</td></tr><tr><td>1</td><td>—</td><td>This bit is read as 0. The write value should be 0.</td></tr><tr><td>0</td><td>FREGIN</td><td>Selects electrical angle to be used for input IP. 0: Uses User-set value 1: Uses electrical angle and resolver angle generated by angle generation IP</td></tr></table>	Bit Position	Bit Name	Function	15 to 8	—	These bits are read as 0. The write value should be 0.	7, 6	INSTCTR[1:0]	Selects the activation timing of input IP*1. 0 0: On completion of all A/D conversion (scan of the A/D converter scan group 4 ended) 0 1: On completion of A/D conversion of CH0 (conversion of the A/D converter virtual channel 0 completed) 1 0: On completion of A/D conversion of CH1 (conversion of the A/D converter virtual channel 1 completed) 1 1: On completion of A/D conversion of CH2 (conversion of the A/D converter virtual channel 2 completed)	5 to 3	CMUVW[2:0]	Selects the object of current measurement when the CMES bit is set to 1. 0 0 0: Measures currents of 3 phases (U, V, and W) 0 0 1: Measures currents of 2 phases (V and W) 0 1 0: Measures currents of 2 phases (U and W) <u>0 1 1</u> : Measures currents of 2 phases (U and V) The other settings are prohibited.	2	CMES	Selects the object of current measurement. 0: 2 phases (V and W) 1: Object selected by the CMUVW[2:0] bits	1	—	This bit is read as 0. The write value should be 0.	0	FREGIN	Selects electrical angle to be used for input IP. 0: Uses User-set value 1: Uses electrical angle and resolver angle generated by angle generation IP	<table><tr><th>Bit Position</th><th>Bit Name</th><th>Function</th></tr><tr><td>15 to 8</td><td>—</td><td>These bits are read as 0. The write value should be 0.</td></tr><tr><td>7, 6</td><td>INSTCTR[1:0]</td><td>Selects the activation timing of input IP*1. 0 0: On completion of all A/D conversion (scan of the A/D converter scan group 4 ended) 0 1: On completion of A/D conversion of CH0 (conversion of the A/D converter virtual channel 0 completed) 1 0: On completion of A/D conversion of CH1 (conversion of the A/D converter virtual channel 1 completed) 1 1: On completion of A/D conversion of CH2 (conversion of the A/D converter virtual channel 2 completed)</td></tr><tr><td>5 to 3</td><td>CMUVW[2:0]</td><td>Selects the object of current measurement when the CMES bit is set to 1. 0 0 0: Measures currents of 3 phases (U, V, and W) 0 0 1: Measures currents of 2 phases (V and W) 0 1 0: Measures currents of 2 phases (U and W) <u>1 0 0</u>: Measures currents of 2 phases (U and V) The other settings are prohibited.</td></tr><tr><td>2</td><td>CMES</td><td>Selects the object of current measurement. 0: 2 phases (V and W) 1: Object selected by the CMUVW[2:0] bits</td></tr><tr><td>1</td><td>—</td><td>This bit is read as 0. The write value should be 0.</td></tr><tr><td>0</td><td>FREGIN</td><td>Selects electrical angle to be used for input IP. 0: Uses User-set value 1: Uses electrical angle and resolver angle generated by angle generation IP</td></tr></table>	Bit Position	Bit Name	Function	15 to 8	—	These bits are read as 0. The write value should be 0.	7, 6	INSTCTR[1:0]	Selects the activation timing of input IP*1. 0 0: On completion of all A/D conversion (scan of the A/D converter scan group 4 ended) 0 1: On completion of A/D conversion of CH0 (conversion of the A/D converter virtual channel 0 completed) 1 0: On completion of A/D conversion of CH1 (conversion of the A/D converter virtual channel 1 completed) 1 1: On completion of A/D conversion of CH2 (conversion of the A/D converter virtual channel 2 completed)	5 to 3	CMUVW[2:0]	Selects the object of current measurement when the CMES bit is set to 1. 0 0 0: Measures currents of 3 phases (U, V, and W) 0 0 1: Measures currents of 2 phases (V and W) 0 1 0: Measures currents of 2 phases (U and W) <u>1 0 0</u> : Measures currents of 2 phases (U and V) The other settings are prohibited.	2	CMES	Selects the object of current measurement. 0: 2 phases (V and W) 1: Object selected by the CMUVW[2:0] bits	1	—	This bit is read as 0. The write value should be 0.	0	FREGIN	Selects electrical angle to be used for input IP. 0: Uses User-set value 1: Uses electrical angle and resolver angle generated by angle generation IP	Writing Error	—	—																																																																																																																												
Bit Position	Bit Name	Function																																																																																																																																																																												
15 to 8	—	These bits are read as 0. The write value should be 0.																																																																																																																																																																												
7, 6	INSTCTR[1:0]	Selects the activation timing of input IP*1. 0 0: On completion of all A/D conversion (scan of the A/D converter scan group 4 ended) 0 1: On completion of A/D conversion of CH0 (conversion of the A/D converter virtual channel 0 completed) 1 0: On completion of A/D conversion of CH1 (conversion of the A/D converter virtual channel 1 completed) 1 1: On completion of A/D conversion of CH2 (conversion of the A/D converter virtual channel 2 completed)																																																																																																																																																																												
5 to 3	CMUVW[2:0]	Selects the object of current measurement when the CMES bit is set to 1. 0 0 0: Measures currents of 3 phases (U, V, and W) 0 0 1: Measures currents of 2 phases (V and W) 0 1 0: Measures currents of 2 phases (U and W) <u>0 1 1</u> : Measures currents of 2 phases (U and V) The other settings are prohibited.																																																																																																																																																																												
2	CMES	Selects the object of current measurement. 0: 2 phases (V and W) 1: Object selected by the CMUVW[2:0] bits																																																																																																																																																																												
1	—	This bit is read as 0. The write value should be 0.																																																																																																																																																																												
0	FREGIN	Selects electrical angle to be used for input IP. 0: Uses User-set value 1: Uses electrical angle and resolver angle generated by angle generation IP																																																																																																																																																																												
Bit Position	Bit Name	Function																																																																																																																																																																												
15 to 8	—	These bits are read as 0. The write value should be 0.																																																																																																																																																																												
7, 6	INSTCTR[1:0]	Selects the activation timing of input IP*1. 0 0: On completion of all A/D conversion (scan of the A/D converter scan group 4 ended) 0 1: On completion of A/D conversion of CH0 (conversion of the A/D converter virtual channel 0 completed) 1 0: On completion of A/D conversion of CH1 (conversion of the A/D converter virtual channel 1 completed) 1 1: On completion of A/D conversion of CH2 (conversion of the A/D converter virtual channel 2 completed)																																																																																																																																																																												
5 to 3	CMUVW[2:0]	Selects the object of current measurement when the CMES bit is set to 1. 0 0 0: Measures currents of 3 phases (U, V, and W) 0 0 1: Measures currents of 2 phases (V and W) 0 1 0: Measures currents of 2 phases (U and W) <u>1 0 0</u> : Measures currents of 2 phases (U and V) The other settings are prohibited.																																																																																																																																																																												
2	CMES	Selects the object of current measurement. 0: 2 phases (V and W) 1: Object selected by the CMUVW[2:0] bits																																																																																																																																																																												
1	—	This bit is read as 0. The write value should be 0.																																																																																																																																																																												
0	FREGIN	Selects electrical angle to be used for input IP. 0: Uses User-set value 1: Uses electrical angle and resolver angle generated by angle generation IP																																																																																																																																																																												
28	1762	EMU2	24.3.42 EMU2nADDOFSmk	Value after reset: 0000 _H	Value after reset: 0800 _H	Writing Error	—	—																																																																																																																																																																						
29	1892	RDC2	25.3.7 RDC2nMNTC — RDC2n Monitor Pin Setting Register (n = 0, 1)	<p>Access: Readable/writable in 16-bit units. Address: <RDC2n_base> + 001A_H Value After Reset: 00x0_H</p> <table><tr><th>Bit</th><th>15</th><th>14</th><th>13</th><th>12</th><th>11</th><th>10</th><th>9</th><th>8</th><th>7</th><th>6</th><th>5</th><th>4</th><th>3</th><th>2</th><th>1</th><th>0</th></tr><tr><td></td><td>—</td><td>—</td><td>—</td><td>MNTC</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td></tr><tr><td>Value after reset</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>—</td><td>—</td><td>—</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>R/W</td><td>R</td><td>R</td><td>R</td><td>R/W</td><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td></tr></table> <p>Table 25.23 RDC2nMNTC Register Contents</p> <table><tr><th>Bit Position</th><th>Bit Name</th><th>Function</th></tr><tr><td>15 to 13</td><td>Reserved</td><td>These bits are read as 0. The write value should be 0.</td></tr><tr><td>12</td><td>MNTC</td><td>Monitor Pin Control 0: Leaves RDC2nSINMNT and RDC2nCOSMNT pins open. 1: Outputs from RDC2nSINMNT and RDC2nCOSMNT pins.</td></tr><tr><td>11 to 0</td><td>Reserved</td><td>These bits are read as 0. The write value should be 0.</td></tr></table>	Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		—	—	—	MNTC	—	—	—	—	—	—	—	—	—	—	—	—	Value after reset	0	0	0	0	0	0	0	0	—	—	—	0	0	0	0	0	R/W	R	R	R	R/W	R	R	R	R	R	R	R	R	R	R	R	R	Bit Position	Bit Name	Function	15 to 13	Reserved	These bits are read as 0. The write value should be 0.	12	MNTC	Monitor Pin Control 0: Leaves RDC2nSINMNT and RDC2nCOSMNT pins open. 1: Outputs from RDC2nSINMNT and RDC2nCOSMNT pins.	11 to 0	Reserved	These bits are read as 0. The write value should be 0.	<p>Access: Readable/writable in 16-bit units. Address: <RDC2n_base> + 001A_H Value After Reset: 00x0_H</p> <table><tr><th>Bit</th><th>15</th><th>14</th><th>13</th><th>12</th><th>11</th><th>10</th><th>9</th><th>8</th><th>7</th><th>6</th><th>5</th><th>4</th><th>3</th><th>2</th><th>1</th><th>0</th></tr><tr><td></td><td>—</td><td>—</td><td>—</td><td>MNTC</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td></tr><tr><td>Value after reset</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>—</td><td>—</td><td>—</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>R/W</td><td>R</td><td>R</td><td>R</td><td>R/W</td><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td></tr></table> <p>Table 25.23 RDC2nMNTC Register Contents</p> <table><tr><th>Bit Position</th><th>Bit Name</th><th>Function</th></tr><tr><td>15 to 13</td><td>Reserved</td><td>These bits are read as 0. The write value should be 0.</td></tr><tr><td>12</td><td>MNTC</td><td>Monitor Pin Control 0: Leaves RDC2nSINMNT and RDC2nCOSMNT pins open. 1: Outputs from RDC2nSINMNT and RDC2nCOSMNT pins.</td></tr><tr><td>11 to 8</td><td>Reserved</td><td>These bits are read as 0. The write value should be 0.</td></tr><tr><td>7 to 5</td><td>Reserved</td><td>The read value is undefined. The write value should be 0.</td></tr><tr><td>4 to 0</td><td>Reserved</td><td>These bits are read as 0. The write value should be 0.</td></tr></table>	Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		—	—	—	MNTC	—	—	—	—	—	—	—	—	—	—	—	—	Value after reset	0	0	0	0	0	0	0	0	—	—	—	0	0	0	0	0	R/W	R	R	R	R/W	R	R	R	R	R	R	R	R	R	R	R	R	Bit Position	Bit Name	Function	15 to 13	Reserved	These bits are read as 0. The write value should be 0.	12	MNTC	Monitor Pin Control 0: Leaves RDC2nSINMNT and RDC2nCOSMNT pins open. 1: Outputs from RDC2nSINMNT and RDC2nCOSMNT pins.	11 to 8	Reserved	These bits are read as 0. The write value should be 0.	7 to 5	Reserved	The read value is undefined. The write value should be 0.	4 to 0	Reserved	These bits are read as 0. The write value should be 0.	Writing Error	—	—
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																																																																																																																																														
	—	—	—	MNTC	—	—	—	—	—	—	—	—	—	—	—	—																																																																																																																																																														
Value after reset	0	0	0	0	0	0	0	0	—	—	—	0	0	0	0	0																																																																																																																																																														
R/W	R	R	R	R/W	R	R	R	R	R	R	R	R	R	R	R	R																																																																																																																																																														
Bit Position	Bit Name	Function																																																																																																																																																																												
15 to 13	Reserved	These bits are read as 0. The write value should be 0.																																																																																																																																																																												
12	MNTC	Monitor Pin Control 0: Leaves RDC2nSINMNT and RDC2nCOSMNT pins open. 1: Outputs from RDC2nSINMNT and RDC2nCOSMNT pins.																																																																																																																																																																												
11 to 0	Reserved	These bits are read as 0. The write value should be 0.																																																																																																																																																																												
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																																																																																																																																														
	—	—	—	MNTC	—	—	—	—	—	—	—	—	—	—	—	—																																																																																																																																																														
Value after reset	0	0	0	0	0	0	0	0	—	—	—	0	0	0	0	0																																																																																																																																																														
R/W	R	R	R	R/W	R	R	R	R	R	R	R	R	R	R	R	R																																																																																																																																																														
Bit Position	Bit Name	Function																																																																																																																																																																												
15 to 13	Reserved	These bits are read as 0. The write value should be 0.																																																																																																																																																																												
12	MNTC	Monitor Pin Control 0: Leaves RDC2nSINMNT and RDC2nCOSMNT pins open. 1: Outputs from RDC2nSINMNT and RDC2nCOSMNT pins.																																																																																																																																																																												
11 to 8	Reserved	These bits are read as 0. The write value should be 0.																																																																																																																																																																												
7 to 5	Reserved	The read value is undefined. The write value should be 0.																																																																																																																																																																												
4 to 0	Reserved	These bits are read as 0. The write value should be 0.																																																																																																																																																																												
30	1892	RDC2	25.3.7 RDC2nMNTC	Value after reset: 00x0 _H	Value after reset: 00X0 _H	Writing Error	—	—																																																																																																																																																																						

No.	PDF page (Rev.1.60)	Section	Chapter title (Chart title)	Error	Correct	Change reason	Notice situation	Note																																																																								
31	1892	RDC2	Table 25.23 RDC2nMNTC Register Contents	<div>Table 25.23 RDC2nMNTC Register Contents</div> <table><tr><th>Bit Position</th><th>Bit Name</th><th>Function</th></tr><tr><td>15 to 13</td><td>Reserved</td><td>These bits are read as 0. The write value should be 0.</td></tr><tr><td>12</td><td>MNTC</td><td>Monitor Pin Control 0: Leaves RDC2nSINMNT and RDC2nCOSMNT pins open. 1: Outputs from RDC2nSINMNT and RDC2nCOSMNT pins.</td></tr><tr><td>11 to 0</td><td>Reserved</td><td>These bits are read as 0. The write value should be 0.</td></tr></table>	Bit Position	Bit Name	Function	15 to 13	Reserved	These bits are read as 0. The write value should be 0.	12	MNTC	Monitor Pin Control 0: Leaves RDC2nSINMNT and RDC2nCOSMNT pins open. 1: Outputs from RDC2nSINMNT and RDC2nCOSMNT pins.	11 to 0	Reserved	These bits are read as 0. The write value should be 0.	<div>Table 25.23 RDC2nMNTC Register Contents</div> <table><tr><th>Bit Position</th><th>Bit Name</th><th>Function</th></tr><tr><td>15 to 13</td><td>Reserved</td><td>These bits are read as 0. The write value should be 0.</td></tr><tr><td>12</td><td>MNTC</td><td>Monitor Pin Control 0: Leaves RDC2nSINMNT and RDC2nCOSMNT pins open. 1: Outputs from RDC2nSINMNT and RDC2nCOSMNT pins.</td></tr><tr><td>11 to 8</td><td>Reserved</td><td>These bits are read as 0. The write value should be 0.</td></tr><tr><td>7 to 5</td><td>Reserved</td><td>The read value is undefined. The write value should be 0.</td></tr><tr><td>4 to 0</td><td>Reserved</td><td>These bits are read as 0. The write value should be 0.</td></tr></table>	Bit Position	Bit Name	Function	15 to 13	Reserved	These bits are read as 0. The write value should be 0.	12	MNTC	Monitor Pin Control 0: Leaves RDC2nSINMNT and RDC2nCOSMNT pins open. 1: Outputs from RDC2nSINMNT and RDC2nCOSMNT pins.	11 to 8	Reserved	These bits are read as 0. The write value should be 0.	7 to 5	Reserved	The read value is undefined. The write value should be 0.	4 to 0	Reserved	These bits are read as 0. The write value should be 0.	Writing Error	-	-																																										
Bit Position	Bit Name	Function																																																																														
15 to 13	Reserved	These bits are read as 0. The write value should be 0.																																																																														
12	MNTC	Monitor Pin Control 0: Leaves RDC2nSINMNT and RDC2nCOSMNT pins open. 1: Outputs from RDC2nSINMNT and RDC2nCOSMNT pins.																																																																														
11 to 0	Reserved	These bits are read as 0. The write value should be 0.																																																																														
Bit Position	Bit Name	Function																																																																														
15 to 13	Reserved	These bits are read as 0. The write value should be 0.																																																																														
12	MNTC	Monitor Pin Control 0: Leaves RDC2nSINMNT and RDC2nCOSMNT pins open. 1: Outputs from RDC2nSINMNT and RDC2nCOSMNT pins.																																																																														
11 to 8	Reserved	These bits are read as 0. The write value should be 0.																																																																														
7 to 5	Reserved	The read value is undefined. The write value should be 0.																																																																														
4 to 0	Reserved	These bits are read as 0. The write value should be 0.																																																																														
32	1928	RDC2	Figure 25.12 RDC2 Initial Operation Flow	Note: n = 0, 1 Note 1. See Figure 25.13, Register Initial Setting Flow. Note 2. For BIST test time, see Section 35.5.1, RDC Conversion Performance. Note 3. For BIST recovery time, see Section 35.5.1, RDC Conversion Performance. Note 4. For the settling time, see Section 35.5.1, RDC Conversion Performance.	Note: n = 0, 1 Note2: If the angle cannot be tracked when the R/D unit is started, apply a ki reset after the amplitude of RDC2nSINMNT or RDC2nCOSMNT rises to at least 1 V p-p and the amplitude of RDC2nRSO rises to at least 200 mV p-p. Note 1. See Figure 25.13, Register Initial Setting Flow. Note 2. For BIST test time, see Section 35.5.1, RDC Conversion Performance. Note 3. For BIST recovery time, see Section 35.5.1, RDC Conversion Performance. Note 4. For the settling time, see Section 35.5.1, RDC Conversion Performance.	Writing Error	-	-																																																																								
33	1930	RDC2	25.6.1 Resolver Signal Input (Differential Input) Circuit	(1) $RH \approx \{ (RVDD - VCOM) / (22.0 \times 10^{-6}) \} - RIN$, where $VCOM = RVDD/2[V]$	(1) $RH \approx \{ (+VEXT - VCOM) / (22.0 \times 10^{-6}) \} - RIN$, where $VCOM = RVDD/2[V]$	Writing Error	-	-																																																																								
34	2005	ADCC	Table 26.49 Notes on Setting Registers (2/2)	<div>ADCCnTHCR ADCCnTHACR ADCCnTHBCR ADCCnTHER ADCCnTHGSR ADCCnSGCRx ADCCnSGVCSPx ADCCnSGVCEPx</div> <div>When setting the registers shown in the left column, write these registers after they have been read. If this procedure is not followed, the written register value may not be properly reflected, resulting in malfunction.</div>	<div>ADCCnTHCR ADCCnTHACR ADCCnTHBCR ADCCnTHER ADCCnTHGSR ADCCnSGCRx ADCCnSGVCSPx ADCCnSGVCEPx</div> <div>When setting the registers shown in the left column, write these registers after they have been read. If writing to the register shown at the left occurs continuously without following this procedure, the written register value may not be correctly reflected in operations.</div>	Additional Description	-	-																																																																								
35	2007	ADCC	Table 26.52 A/D Conversion Influential Formula	<div>Table 26.52 A/D Conversion Influential Formula</div> <table><tr><th>Item</th><th>Symbol</th><th>Reference</th><th>Unit</th></tr><tr><td>Signal source impedance</td><td>Re</td><td>Depends on user board</td><td>kΩ</td></tr><tr><td>Conversion cycle of T&H circuit</td><td>T2</td><td></td><td>ms</td></tr><tr><td>AnVREFH voltage (n = 0, 1)</td><td>Vavrefh</td><td></td><td>V</td></tr><tr><td>Parasitic capacitance of the last stage of channel multiplexer</td><td>C1</td><td>10</td><td>pF</td></tr><tr><td> AnVCC voltage /2 – measured pin voltage (n = 0, 1)</td><td>V3</td><td>Depends on user board</td><td>V</td></tr></table>	Item	Symbol	Reference	Unit	Signal source impedance	Re	Depends on user board	kΩ	Conversion cycle of T&H circuit	T2		ms	AnVREFH voltage (n = 0, 1)	Vavrefh		V	Parasitic capacitance of the last stage of channel multiplexer	C1	10	pF	AnVCC voltage /2 – measured pin voltage (n = 0, 1)	V3	Depends on user board	V	<div>Table 26.52 A/D Conversion Influential Formula of C1M (R7F701271EAFP #**0) and C1H (R7F701270EABG #**0)</div> <table><tr><th>Item</th><th>Symbol</th><th>Reference</th><th>Unit</th></tr><tr><td>Signal source impedance</td><td>Re</td><td>Depends on user board</td><td>kΩ</td></tr><tr><td>Conversion cycle of T&H circuit</td><td>T2</td><td></td><td>ms</td></tr><tr><td>AnVREFH voltage (n = 0, 1)</td><td>Vavrefh</td><td></td><td>V</td></tr><tr><td>Parasitic capacitance of the last stage of channel multiplexer</td><td>C1</td><td>10</td><td>pF</td></tr><tr><td> AnVCC voltage /2 – measured pin voltage (n = 0, 1)</td><td>V3</td><td>Depends on user board</td><td>V</td></tr></table> <div>Table 26.xx A/D Conversion Influential Formula of C1M (R7F701271EAFP #**4) and C1H (R7F701270EABG-C #**4)</div> <table><tr><th>Item</th><th>Symbol</th><th>Reference</th><th>Unit</th></tr><tr><td>Signal source impedance</td><td>Re</td><td>Depends on user board</td><td>kΩ</td></tr><tr><td>Conversion cycle of T&H circuit</td><td>T2</td><td></td><td>ms</td></tr><tr><td>AnVREFH voltage (n = 0, 1)</td><td>Vavrefh</td><td></td><td>V</td></tr><tr><td>Parasitic capacitance of the last stage of channel multiplexer</td><td>C1</td><td>2</td><td>pF</td></tr><tr><td> AnVCC voltage /2 – measured pin voltage (n = 0, 1)</td><td>V3</td><td>Depends on user board</td><td>V</td></tr></table>	Item	Symbol	Reference	Unit	Signal source impedance	Re	Depends on user board	kΩ	Conversion cycle of T&H circuit	T2		ms	AnVREFH voltage (n = 0, 1)	Vavrefh		V	Parasitic capacitance of the last stage of channel multiplexer	C1	10	pF	AnVCC voltage /2 – measured pin voltage (n = 0, 1)	V3	Depends on user board	V	Item	Symbol	Reference	Unit	Signal source impedance	Re	Depends on user board	kΩ	Conversion cycle of T&H circuit	T2		ms	AnVREFH voltage (n = 0, 1)	Vavrefh		V	Parasitic capacitance of the last stage of channel multiplexer	C1	2	pF	AnVCC voltage /2 – measured pin voltage (n = 0, 1)	V3	Depends on user board	V	Writing Error	-	-
Item	Symbol	Reference	Unit																																																																													
Signal source impedance	Re	Depends on user board	kΩ																																																																													
Conversion cycle of T&H circuit	T2		ms																																																																													
AnVREFH voltage (n = 0, 1)	Vavrefh		V																																																																													
Parasitic capacitance of the last stage of channel multiplexer	C1	10	pF																																																																													
AnVCC voltage /2 – measured pin voltage (n = 0, 1)	V3	Depends on user board	V																																																																													
Item	Symbol	Reference	Unit																																																																													
Signal source impedance	Re	Depends on user board	kΩ																																																																													
Conversion cycle of T&H circuit	T2		ms																																																																													
AnVREFH voltage (n = 0, 1)	Vavrefh		V																																																																													
Parasitic capacitance of the last stage of channel multiplexer	C1	10	pF																																																																													
AnVCC voltage /2 – measured pin voltage (n = 0, 1)	V3	Depends on user board	V																																																																													
Item	Symbol	Reference	Unit																																																																													
Signal source impedance	Re	Depends on user board	kΩ																																																																													
Conversion cycle of T&H circuit	T2		ms																																																																													
AnVREFH voltage (n = 0, 1)	Vavrefh		V																																																																													
Parasitic capacitance of the last stage of channel multiplexer	C1	2	pF																																																																													
AnVCC voltage /2 – measured pin voltage (n = 0, 1)	V3	Depends on user board	V																																																																													
36	2157	ECM	Table 28.8 List of Error Sources and Safety Processing (1/2)	<div>6 RAM Local RAM (CPU1, CPU2) 2-bit ECC error and local RAM (CPU1) address parity error*³</div> <div>7 Local RAM (CPU1, CPU2) 1-bit ECC error and local RAM (CPU1) parity bit error*³</div>	<div>6 RAM Local RAM (CPU1, CPU2) 2-bit ECC error and local RAM (CPU1, CPU2) address parity error*³</div> <div>7 Local RAM (CPU1, CPU2) 1-bit ECC error and local RAM (CPU1, CPU2) parity bit error*³</div>	Writing Error	-	-																																																																								
37	2159	ECM	Table 28.9 Merging of Error Sources	<div>6 RAM Local RAM (CPU1, CPU2): 2-bit ECC error Local RAM (CPU1); Address parity error 2-bit ECC errors (local RAM for CPU1, CPU2) and address parity errors are merged.</div> <div>7 Local RAM (CPU1, CPU2); 1-bit ECC error Local RAM (CPU1); Parity bit error 1-bit ECC errors (local RAM for CPU1, CPU2) and parity bit errors are merged.</div>	<div>6 RAM Local RAM (CPU1, CPU2): 2-bit ECC error Local RAM (CPU1, CPU2); Address parity error 2-bit ECC errors and address parity errors of local RAM for CPU1, CPU2 are merged.</div> <div>7 Local RAM (CPU1, CPU2): 1-bit ECC error Local RAM (CPU1, CPU2); Parity bit error 1-bit ECC errors and address parity errors of local RAM for CPU1, CPU2 are merged.</div>	Writing Error	-	-																																																																								

No.	PDF page (Rev.1.60)	Section	Chapter title (Chart title)	Error	Correct	Change reason	Notice situation	Note
38	2242	Flash Memory	31.11 Notes	(7) Items prohibited during programming and erasure Do not perform the following operations during programming and erasure.	(7) Items prohibited during programming and erasure/ blank checking Do not perform the following operations during programming, erasure and blank checking .	Writing Error	—	—
39	2294	Electrical Characteristic s	Table 35.35 RDC Conversion Performance	<div><div>BIST determination time*⁵</div><div><div>Angle conversion BIST (angle determination threshold is within ±8 LSB)</div><div>—</div><div>—</div><div>10</div><div>ms</div></div><div>Resolver signal error detection BIST</div><div>—</div><div>—</div><div>1.5</div><div>ms</div><div>Resolver signal cut off detection BIST</div><div>—</div><div>—</div><div>1</div><div>ms</div><div>Conversion error BIST</div><div>—</div><div>—</div><div>10</div><div>ms</div></div>	<div><div>BIST determination time*⁵</div><div><div>Angle conversion BIST (angle determination threshold is within ±16 LSB)</div><div>—</div><div>—</div><div>10</div><div>ms</div></div><div>Resolver signal error detection BIST</div><div>—</div><div>—</div><div>1.5</div><div>ms</div><div>Resolver signal cut off detection BIST</div><div>—</div><div>—</div><div>1</div><div>ms</div><div>Conversion error BIST</div><div>—</div><div>—</div><div>10</div><div>ms</div></div>	Writing Error	—	—

End of the list