RENESAS TECHNICAL UPDATE

1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan Renesas Electronics Corporation

Product Category	MPU/MCU		Document No.	TN-RX*-A099A/E	Rev.	1.00
Title	Changes to description of Complementary PWM Mode of MTU2/MTU2a/MTU3		Information Category	Technical Notification		
	RX62N Group, RX621 Group, RX62T Group, RX62G Group,	Lot No.				
Applicable Product	RX630 Group, RX63T Group, RX63N Group, RX631 Group, RX210 Group, RX21A Group, RX220 Group RX111 Group	All lots	Reference Document	User's Manual: Hardware for applicable products (see the table at the bottom)		

This document describes changes to description of Complementary PWM Mode of MTU2/MTU2a/MTU3.

Page and section numbers are based on the RX630 Group. Refer to the table on the last page for the corresponding page and section numbers in the other groups.

•Page 664 of 1681

The third paragraph of (j) Method for Generating PWM Output in Complementary PWM Mode is corrected as follows

Before change

The positive-phase and negative-phase signals are turned off on compare matches with the value of the counter (MTU3.TCNT), and are turned on compare matches with the MTU4.TCNT counter plus a delay of the dead time.

After change

The positive-phase and negative-phase turn-off timing is generated by a compare match with the counter indicated by a solid line, and the turn-on timing is generated by a compare match with the counter indicated by a dotted line, which operates with a delay equal to the dead time behind the counter indicated by a solid line.

•Page 665 of 1681

The seventh paragraph of (j) Method for Generating PWM Output in Complementary PWM Mode is corrected as follows

Before change

Similarly, in the example in Figure 22.48, compare match a' with new data in the temporary register occurs before compare match c, but until compare match c, which turns off the positive phase, other compare matches are ignored. As a result, the negative phase is not turned on.

After change


Similarly, in the example in Figure 22.48, turning off the negative phase has priority due to the occurrence of compare match a' (negative-phase off timing) before compare match d (negative-phase on timing). As a result, the negative phase is not turned on.



•Page 665 of 1681

output

Correct a 'Figure 22.46 Example of Waveform Output in Complementary PWM Mode (1)'.




Output waveform is active-low. Buffer operation is set for transfer at the crest or trough.


Figure 22.47 Example of Waveform Output in Complementary PWM Mode (2)



•Page 666 of 1681

Correct a 'Figure 22.48 Example of Waveform Output in Complementary PWM Mode (3)'.









•Page 667 of 1681

Correct a 'Figure 22.50 Example of 0% and 100% Waveform Output in Complementary PWM Mode (2)'.



•Page 667 of 1681

Correct a 'Figure 22.51 Example of 0% and 100% Waveform Output in Complementary PWM Mode (3)'.





•Page 668 of 1681

Correct a 'Figure 22.52 Example of 0% and 100% Waveform Output in Complementary PWM Mode (4)'.





Figure 22.52 Example of 0% and 100% Waveform Output in Complementary PWM Mode (4)


•Page 668 of 1681

Correct a 'Figure 22.53 Example of 0% and 100% Waveform Output in Complementary PWM Mode (5)'.



•Page 679 of 1681

Correct a 'Figure 22.71 Example of Operation when Buffer Transfer is Linked with Interrupt Skipping (BTE[1:0] = 10b)'.



•Page 680 of 1681

Correct a 'Figure 22.72 Relationship between Bits T3AEN and T4VEN in TITCR and Buffer Transfer-Enabled Period'.




Figure 22.72 Relationship between Bits T3AEN and T4VEN in TITCR and Buffer Transfer-Enabled Period

■Target products and Reference

Series	Group	Title	Rev.	Document No.
RX600	RX62N, RX621	RX62N group, RX621 group User's Manual, Hardware	1.30	R01UH0033EJ0130
	RX62T, RX62G	RX62T group, RX62G group User's Manual, Hardware	2.00	R01UH0034EJ0200
	RX630	RX630 group User's Manual, Hardware	1.60	R01UH0040EJ0160
	RX63N, RX631	RX63N group, RX631 group User's Manual, Hardware	1.80	R01UH0041EJ0180
	RX63T	RX63T group User's Manual, Hardware	2.10	R01UH0238EJ0210
RX200	RX210	RX210 group User's Manual, Hardware	1.50	R01UH0037EJ0150
	RX21A	RX21A group User's Manual, Hardware	1.00	R01UH0251EJ0100
	RX220	RX220 group User's Manual, Hardware	1.10	R01UH0292EJ0110
RX100	RX111	RX111 group User's Manual, Hardware	1.10	R01UH0365EJ0110

Series	Group	Page number, Section/Figure number	
RX600	RX62N, RX621	The third paragraph of (j) Method for Generating PWM Output in Complementary PWM Mode	Not applicable
		The seventh paragraph of (j) Method for Generating PWM Output in Complementary PWM Mode	Page 979 of 2020
		Figure 18.47 Example of Waveform Output in Complementary PWM Mode (1) (Unit 0)	Page 980 of 2020
		Figure 18.48 Example of Waveform Output in Complementary PWM Mode (2) (Unit 0)	Page 980 of 2020



Series	Group	Page number, Section/Figure number	
		Figure 18.49 Example of Waveform Output in Complementary PWM Mode (3)	Page 981 of 2020
		(Unit 0)	
		Figure 18.50 Example of 0% and 100% Waveform Output in Complementary	Page 981 of 2020
		PWM Mode (1) (Unit 0)	
		Figure 18.51 Example of 0% and 100% Waveform Output in Complementary	Page 982 of 2020
		PWM Mode (2) (Unit 0)	
		Figure 18.52 Example of 0% and 100% Waveform Output in Complementary	Page 982 of 2020
		PWM Mode (3) (Unit 0)	
		Figure 18.53 Example of 0% and 100% Waveform Output in Complementary	Page 983 of 2020
		PWM Mode (4) (Unit 0)	
		Figure 18.54 Example of 0% and 100% Waveform Output in Complementary	Page 983 of 2020
		PWM Mode (5) (Unit 0)	
		Figure 18.72 Example of Operation (Unit 0) in Buffer Transfer when Interrupt	Page 998 of 2020
		Skipping and Coupled Operation (BTE1 = 1 and BTE0 = 0) Have been Set	C C
		Figure 18.73 Relationship between Bits T3AEN and T4VEN in TITCR and	Page 999 of 2020
		Buffer Transfer-Enabled Period (Unit 0)	<u> </u>
F	RX62T,	The third paragraph of (j) Method for Generating PWM Output in	
	RX62G	Complementary PWM Mode	Not applicable
		The seventh paragraph of (j) Method for Generating PWM Output in	Page 601 of 1489
		Complementary PWM Mode	
		Figure 16.47 Example of Waveform Output in Complementary PWM Mode	Page 601 of 1489
		(MTU3 and MTU4) (1)	
		Figure 16.48 Example of Waveform Output in Complementary PWM Mode	Page 665 of 1489
		(MTU3 and MTU4) (2)	
		Figure 16.49 Example of Waveform Output in Complementary PWM Mode	Page 666 of 1489
		(MTU3 and MTU4) (3)	
		Figure 16.50 Example of 0% and 100% Waveform Output in Complementary	Page 666 of 1489
		PWM Mode (MTU3 and MTU4) (1)	
		Figure 16.51 Example of 0% and 100% Waveform Output in Complementary	Page 667 of 148
		PWM Mode (MTU3 and MTU4) (2)	
		Figure 16.52 Example of 0% and 100% Waveform Output in Complementary	Page 667 of 148
			1 aye 007 01 148
		PWM Mode (MTU3 and MTU4) (3)	Dago 669 of 140
		Figure 16.53 Example of 0% and 100% Waveform Output in Complementary	Page 668 of 1489
		PWM Mode (MTU3 and MTU4) (4)	
		Figure 16.54 Example of 0% and 100% Waveform Output in Complementary	Page 668 of 148
		PWM Mode (MTU3 and MTU4) (5)	
		Figure 16.81 Example of Operation when Buffer Transfer is Linked with	Page 624 of 148
		Interrupt Skipping (BTE[1:0] = 10b)	
		Figure 16.82 Relationship between Bits T3AEN and T4VEN in TITCR and	Page 625 of 1489
F		Buffer Transfer-Enabled Period	
	RX630	The third paragraph of (j) Method for Generating PWM Output in	Page 664 of 168 [.]
		Complementary PWM Mode	-
		The seventh paragraph of (j) Method for Generating PWM Output in	Page 665 of 168
		Complementary PWM Mode	
		Figure 22.46 Example of Waveform Output in Complementary PWM Mode (1)	Page 665 of 1681



Series	Group	Page number, Section/Figure number	
		Figure 22.47 Example of Waveform Output in Complementary PWM Mode (2)	Page 665 of 1681
		Figure 22.48 Example of Waveform Output in Complementary PWM Mode (3)	Page 666 of 1681
		Figure 22.49 Example of 0% and 100% Waveform Output in Complementary PWM Mode (1)	Page 666 of 1681
		Figure 22.50 Example of 0% and 100% Waveform Output in Complementary PWM Mode (2)	Page 667 of 1681
		Figure 22.51 Example of 0% and 100% Waveform Output in Complementary PWM Mode (3)	Page 667 of 1681
		Figure 22.52 Example of 0% and 100% Waveform Output in Complementary PWM Mode (4)	Page 668 of 1681
		Figure 22.53 Example of 0% and 100% Waveform Output in Complementary PWM Mode (5)	Page 668 of 1681
		Figure 22.71 Example of Operation when Buffer Transfer is Linked with Interrupt Skipping (BTE[1:0] = 10b)	Page 679 of 168
		Figure 22.72 Relationship between Bits T3AEN and T4VEN in TITCR and Buffer Transfer-Enabled Period	Page 680 of 168
	RX63N, RX631	The third paragraph of (j) Method for Generating PWM Output in Complementary PWM Mode	Page 840 of 2029
		The seventh paragraph of (j) Method for Generating PWM Output in Complementary PWM Mode	Page 841 of 2029
		Figure 23.46 Example of Waveform Output in Complementary PWM Mode (1)	Page 841 of 2029
		Figure 23.47 Example of Waveform Output in Complementary PWM Mode (2)	Page 841 of 2029
		Figure 23.48 Example of Waveform Output in Complementary PWM Mode (3)	Page 842 of 2029
		Figure 23.49 Example of 0% and 100% Waveform Output in Complementary PWM Mode (1)	Page 842 of 2029
		Figure 23.50 Example of 0% and 100% Waveform Output in Complementary PWM Mode (2)	Page 843 of 2029
		Figure 23.51 Example of 0% and 100% Waveform Output in Complementary PWM Mode (3)	Page 843 of 2029
		Figure 23.52 Example of 0% and 100% Waveform Output in Complementary PWM Mode (4)	Page 844 of 2029
		Figure 23.53 Example of 0% and 100% Waveform Output in Complementary PWM Mode (5)	Page 844 of 2029
		Figure 23.71 Example of Operation when Buffer Transfer is Linked with Interrupt Skipping (BTE[1:0] = 10b)	Page 855 of 2029
		Figure 23.72 Relationship between Bits T3AEN and T4VEN in TITCR and Buffer Transfer-Enabled Period	Page 856 of 2029
	RX63T	The third paragraph of (j) Method for Generating PWM Output in Complementary PWM Mode	Page 683 of 185
		The seventh paragraph of (j) Method for Generating PWM Output in Complementary PWM Mode	Page 683 of 1851
		Figure 22.47 Example of Waveform Output in Complementary PWM Mode (MTU3 and MTU4) (1)	Page 683 of 185 ²
		Figure 22.48 Example of Waveform Output in Complementary PWM Mode (MTU3 and MTU4) (2)	Page 684 of 185



Series	Group	Page number, Section/Figure number	
		Figure 22.49 Example of Waveform Output in Complementary PWM Mode	Page 684 of 1851
		(MTU3 and MTU4) (3)	
		Figure 22.50 Example of 0% and 100% Waveform Output in Complementary	Page 685 of 1851
		PWM Mode (MTU3 and MTU4) (1)	
		Figure 22.51 Example of 0% and 100% Waveform Output in Complementary	Page 685 of 1851
		PWM Mode (MTU3 and MTU4) (2)	
		Figure 22.52 Example of 0% and 100% Waveform Output in Complementary	Page 686 of 185
		PWM Mode (MTU3 and MTU4) (3)	
		Figure 22.53 Example of 0% and 100% Waveform Output in Complementary	Page 686 of 185
		PWM Mode (MTU3 and MTU4) (4)	
		Figure 22.54 Example of 0% and 100% Waveform Output in Complementary	Page 687 of 185
		PWM Mode (MTU3 and MTU4) (5)	
		Figure 22.81 Example of Operation when Buffer Transfer is Linked with	Page 706 of 185
		Interrupt Skipping (BTE[1:0] = 10b)	
		Figure 22.82 Relationship between Bits T3AEN and T4VEN in TITCR and	Page 707 of 185
		Buffer Transfer-Enabled Period	
RX200	RX210	The third paragraph of (j) Method for Generating PWM Output in	Dana 074 (465
		Complementary PWM Mode	Page 671 of 1630
		The seventh paragraph of (j) Method for Generating PWM Output in	Page 671 of 1630
		Complementary PWM Mode	
		Figure 21.46 Example of Waveform Output in Complementary PWM Mode (1)	Page 671 of 163
		Figure 21.47 Example of Waveform Output in Complementary PWM Mode (2)	Page 672 of 163
		Figure 21.48 Example of Waveform Output in Complementary PWM Mode (3)	Page 672 of 163
		Figure 21.49 Example of 0% and 100% Waveform Output in Complementary	Page 673 of 1630
		PWM Mode (1)	-
		Figure 21.50 Example of 0% and 100% Waveform Output in Complementary	Page 673 of 1630
		PWM Mode (2)	C C
		Figure 21.51 Example of 0% and 100% Waveform Output in Complementary	Page 674 of 1630
		PWM Mode (3)	C C
		Figure 21.52 Example of 0% and 100% Waveform Output in Complementary	Page 674 of 1630
		PWM Mode (4)	-
		Figure 21.53 Example of 0% and 100% Waveform Output in Complementary	Page 675 of 1630
		PWM Mode (5)	-
		Figure 21.71 Example of Operation when Buffer Transfer is Linked with	Page 688 of 1630
		Interrupt Skipping (BTE[1:0] = 10b)	
		Figure 21.72 Relationship between Bits T3AEN and T4VEN in TITCR and	Page 689 of 1630
		Buffer Transfer-Enabled Period	
	RX21A	The third paragraph of (j) Method for Generating PWM Output in	
		Complementary PWM Mode	Page 571 of 1366
		The seventh paragraph of (j) Method for Generating PWM Output in	Page 571 of 1366
		Complementary PWM Mode	
		Figure 22.46 Example of Waveform Output in Complementary PWM Mode (1)	Page 571 of 1366
		Figure 22.47 Example of Waveform Output in Complementary PWM Mode (2)	Page 572 of 1366
		Figure 22.48 Example of Waveform Output in Complementary PWM Mode (3)	Page 572 of 1366
	1		-



Series	Group	Page number, Section/Figure number	
		Figure 22.49 Example of 0% and 100% Waveform Output in Complementary	Page 573 of 1366
		PWM Mode (1)	
		Figure 22.50 Example of 0% and 100% Waveform Output in Complementary	Page 573 of 1366
		PWM Mode (2)	
		Figure 22.51 Example of 0% and 100% Waveform Output in Complementary	Page 574 of 1366
		PWM Mode (3)	
		Figure 22.52 Example of 0% and 100% Waveform Output in Complementary	Page 574 of 1366
		PWM Mode (4)	
		Figure 22.53 Example of 0% and 100% Waveform Output in Complementary	Page 575 of 1366
		PWM Mode (5)	
		Figure 22.71 Example of Operation when Buffer Transfer is Linked with	Page 588 of 1366
		Interrupt Skipping (BTE[1:0] = 10b)	D 500 . (4000
		Figure 22.72 Relationship between Bits T3AEN and T4VEN in TITCR and	Page 589 of 1366
	DV220	Buffer Transfer-Enabled Period	
	RX220	The third paragraph of (j) Method for Generating PWM Output in Complementary PWM Mode	Page 515 of 1252
		The seventh paragraph of (j) Method for Generating PWM Output in	Page 515 of 1252
		Complementary PWM Mode	1 age 515 61 1252
		Figure 21.46 Example of Waveform Output in Complementary PWM Mode (1)	Page 515 of 1252
		Figure 21.47 Example of Waveform Output in Complementary PWM Mode (2)	Page 516 of 1252
		Figure 21.48 Example of Waveform Output in Complementary PWM Mode (3)	Page 516 of 1252
		Figure 21.49 Example of 0% and 100% Waveform Output in Complementary	Page 517 of 1252
		PWM Mode (1)	0
		Figure 21.50 Example of 0% and 100% Waveform Output in Complementary	Page 517 of 1252
		PWM Mode (2)	
		Figure 21.51 Example of 0% and 100% Waveform Output in Complementary	Page 518 of 1252
		PWM Mode (3)	
		Figure 21.52 Example of 0% and 100% Waveform Output in Complementary	Page 518 of 1252
		PWM Mode (4)	
		Figure 21.53 Example of 0% and 100% Waveform Output in Complementary	Page 519 of 1252
		PWM Mode (5)	
		Figure 21.71 Example of Operation when Buffer Transfer is Linked with	Page 532 of 1252
		Interrupt Skipping (BTE[1:0] = 10b)	
		Figure 21.72 Relationship between Bits T3AEN and T4VEN in TITCR and	Page 533 of 1252
		Buffer Transfer-Enabled Period	
RX100	RX111	The third paragraph of (j) Method for Generating PWM Output in	Page 468 of 1243
		Complementary PWM Mode	Daga 469 of 1242
		The seventh paragraph of (j) Method for Generating PWM Output in Complementary PWM Mode	Page 468 of 1243
		Figure 20.46 Example of Waveform Output in Complementary PWM Mode (1)	Page 468 of 1243
		Figure 20.47 Example of Waveform Output in Complementary PWM Mode (2)	Page 469 of 1243
		Figure 20.48 Example of Waveform Output in Complementary PWM Mode (2)	Page 469 of 1243 Page 469 of 1243
		Figure 20.49 Example of 0% and 100% Waveform Output in Complementary	Page 470 of 1243
		PWM Mode (1)	



Series	Group	Page number, Section/Figure number	
		Figure 20.50 Example of 0% and 100% Waveform Output in Complementary PWM Mode (2)	Page 470 of 1243
		Figure 20.51 Example of 0% and 100% Waveform Output in Complementary PWM Mode (3)	Page 471 of 1243
		Figure 20.52 Example of 0% and 100% Waveform Output in Complementary PWM Mode (4)	Page 471 of 1243
		Figure 20.53 Example of 0% and 100% Waveform Output in Complementary PWM Mode (5)	Page 472 of 1243
		Figure 20.71 Example of Operation when Buffer Transfer is Linked with Interrupt Skipping (TBTER.BTE[1:0] = 10b)	Page 485 of 1243
		Figure 20.72 Relationship between Bits T3AEN and T4VEN in TITCR and Buffer Transfer-Enabled Period	Page 486 of 1243

