# Renesns <br> 9FGV100x Register Descriptions and Programming Guide 

## Register Descriptions

The register descriptions section describes the behavior and function of the customer-programmable non-volatile-memory registers in the 9FGV100x family of clock generators. Table 1 showcases the products under the 9FGV100x family.
Table 1. 9FGV100x Family Products

| Product | Description | Package |
| :---: | :--- | :---: |
| 9FGV1001 | 2 Ref outputs, 4 Diff outputs with 1 Integer output divider | 24 pins |
| 9FGV1002 | 2 Ref outputs, 4 Diff outputs with 1 Fractional output divider | 24 pins |
| $9 F G V 1004$ | 2 Ref outputs, 2 Diff outputs with individual Integer output dividers <br> and 2 Diff outputs with 1 Fractional output divider | 24 pins |

For details of product operation, refer to the product datasheet.

## 9FGV100x Clock Generator Register Set

The device contains volatile (RAM) 8-bit registers and non-volatile 8-bit registers (Figure 1). The non-volatile registers are One-Time Programmable (OTP) and will be pre-programmed at the factory with a custom dash-code configuration.

The device operates according to settings in the RAM registers. At power-up a pre-programmed configuration is transferred from OTP to RAM registers. The device behavior can then be modified by reprogramming the RAM registers through I2C.

The device can start up in "I2C mode" or in "Hardware Select Mode", depending upon the status of the REFO_SEL_I2C\# pin at power up. Also see the datasheet. I2C access is only possible when the device has started up in I2C mode. Startup in I2C mode is default when no pull-up is added to the REFO_SEL_I2C\# pin. Pre-programming settings determine which of the 4 OTP banks is loaded into RAM registers at power up in I2C mode. Using I2C commands the configuration can be changed and there are also commands to reload a configuration from a different OTP bank.

Figure 1. Register Maps

## OTP Banks



## User Configuration Table Selection

At power up, the voltage at REFO_SEL_I2C\# pin 23 is latched by the device and used to select the state of the SELO/SCL and SEL1/SDA pins (Table 2).
When a weak pull up ( $10 \mathrm{k} \Omega$ ) is placed on REFO_SEL_I2C\#, the SELO/SCL and SEL1/SDA pins will be configured as hardware select inputs, SELO and SEL1. Connecting SELO and SEL1 to VDDD and/or GND selects one of 4 configuration register sets, CFG0 through CFG3, which is then loaded into the non-volatile configuration registers to configure the clock synthesizer. The CFG0 through CFG3 configurations are preprogrammed at the factory according to customer specifications and assigned a specific (dash) part number.

When a weak pull down is placed on REFO_SEL_I2C\# (or when it is left floating to use internal pulldown), the pins SELO and SEL1 will be configured as a ${ }^{2} \mathrm{C}$ interface's SDA and SCL slave bus. Configuration register set CFG0 is commonly loaded into the non-volatile configuration registers to configure the clock synthesizer but the device can be configured to load any of the other configurations. The host system can use the $I^{2} \mathrm{C}$ bus to update the volatile RAM registers to change the configuration, and to read status registers.
Table 2. Power-Up Setting of Hardware Select Pin vs $I^{2} C$ Mode, and Default OTP Configuration Register

| REFO_SEL_I2C\# Strap <br> at Power Up | SEL1/SDA pin | SELO/SCL pin | Function |
| :---: | :---: | :---: | :--- |
| $10 \mathrm{k} \Omega$ pullup | 0 | 0 | OTP bank CFG0 used to initialize RAM configuration registers |
|  | 0 | 1 | OTP bank CFG1 used to initialize RAM configuration registers |
|  | 1 | 0 | OTP bank CFG2 used to initialize RAM configuration registers |
|  | 1 | 1 | OTP bank CFG3 used to initialize RAM configuration registers |

## $I^{2} C$ Interface and Register Access

When powered up in $I^{2} \mathrm{C}$ mode, the device allows access to internal RAM registers. The default device address is $0 \times D 0$ for 8 bits or $0 \times 68$ for 7 bits. The device can be preprogrammed for addresses in the range 0xD0-D2-D4-D6 for 8 bits or $0 \times 68-69-6 A-6 \mathrm{~B}$ for 7 bits. The device acts as a slave device on the $I^{2} \mathrm{C}$ bus using one of the four $I^{2} \mathrm{C}$ addresses to allow multiple devices to be used in the system. The interface accepts byte-oriented block write and block read operations. Two address bytes specify the register address of the byte position of the first register to write or read. Data bytes (registers) are accessed in sequential order from the lowest to the highest byte (most significant bit first). Read and write block transfers can be stopped after any complete byte transfer. During a write operation, data will not be moved into the registers until the STOP signal is received, at which point, all data received in the block write will be written simultaneously in the registers.
For full electrical $I^{2} \mathrm{C}$ compliance, it is recommended to use external pull-up resistors for SDATA and SCLK. The internal pull-up resistors have a size of $100 \mathrm{k} \Omega$ typical.

Figure 2. $1^{2} \mathrm{C}$ Interface and Register Access
Current Read

| S | Dev Addr + R | A | Data 0 | A | Data 1 | A | 000 | A | Datan | Abar | P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Sequential Read

| s | Dev Addr + W | A | Reg start Addr | A | Sr | Dev Addr + R | A | Data 0 | A | Data 1 | A | 000 | A | Data n | Abar | P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Sequential Write

| S | Dev Addr + W | A | Reg start Addr | A | Data 0 | A | Data 1 | A | 000 | A | Data n | A | P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

$S=$ start
$\mathrm{Sr}=$ repeated start
A = acknowledge
Abar= none acknowledge
$\mathrm{P}=$ stop

Table 3. RAM Overview

| Register Address | Function Explanation |
| :---: | :---: |
| $0 \times 00$ | Device / I2C settings |
| $0 \times 01$ | REF Outputs settings |
| $0 \times 02$ | OUT3 output settings |
| $0 \times 03$ |  |
| $0 \times 04$ |  |
| $0 \times 05$ | OUT2 output settings |
| $0 \times 06$ |  |
| $0 \times 07$ |  |
| $0 \times 08$ | OUT1 output settings |
| $0 \times 09$ |  |
| 0x0A |  |
| Ox0B | OUT0 output settings |
| Ox0C |  |
| 0x0D |  |
| Ox0E | Crystal Oscillator settings |
| 0x0F |  |
| 0x10 | FOD Spread Spectrum settings |
| $0 \times 11$ |  |
| $0 \times 12$ | FOD Integer Value |
| 0x13 | FOD Fractional Value |
| $0 \times 14$ |  |
| $0 \times 15$ | FOD Spread Spectrum settings |
| $0 \times 16$ |  |
| $0 \times 17$ | FOD Miscellaneous |
| 0x18 |  |
| $0 \times 19$ |  |
| 0x1A | PLL Miscellaneous |
| $0 \times 1 \mathrm{~B}$ |  |
| 0x1C | PLL Loop Filter settings |
| $0 \times 1 \mathrm{D}$ |  |
| 0x1E |  |
| 0x1F | PLL Feedback Divider Value |
| 0x20 | Integer Output Divider Values |
| $0 \times 21$ |  |
| 0x22 |  |
| $0 \times 23$ | Reserved |
| $0 \times 24$ | Spread Spectrum Jitter Attenuator settings |
| 0x25 | Miscellaneous Device settings |

## RAM Register Map

Note1: To be able to read this info you already need to know the device address.
Note 2: These two bits show the configuration number 0~3 that will be loaded from OTP into registers at power up. When changing these bits through I2C you instruct the chip to load another configuration from OTP. This is useful for switching between OTP configurations when in I2C mode. This method is also used to step through each configuration for reading back OTP contents.
Table 4. RAM Register Map

| Register Address |  | Register Bit | Function Explanation |
| :---: | :---: | :---: | :---: |
| Decimal | Hex |  |  |
| 00 | 0x00 | 7 | Device preprogrammed? $0=$ No, $1=$ Yes |
|  |  | [6..5] | $1^{2} \mathrm{C}$ Device address. $00=0 \times \mathrm{DO} / 0 \times 68,01=0 \times \mathrm{D} 2 / 0 \times 69,10=0 \times D 4 / 0 \times 6 \mathrm{~A}, 11=0 \times D 6 / 0 \times 6 \mathrm{~B}$ (1) |
|  |  | [4..2] | Reserved |
|  |  | [1..0] | Load Configuration number at power up. ${ }^{(2)}$ |
| 01 | 0x01 | [7..6] | Enable REF outputs: $0 x=$ Both REF0 and REF1 disabled (unused) $10=$ REF0 enabled, REF1 disabled (unused) <br> 11 = Both REF0 and REF1 enabled |
|  |  | 5 | Reserved |
|  |  | 4 | Behavior when REF is unused: $0=$ Logic "0", $1=$ High Impedance (Tri-State) |
|  |  | [3..2] | REF outputs Power Supply Voltage: $00=01=1.8 \mathrm{~V}, 10=2.5 \mathrm{~V}, 11=3.3 \mathrm{~V}$ |
|  |  | [1..0] | Reserved |
| 02 | 0x02 | 7 | Enable OUT3: $0=$ Disabled (unused) , 1 = Enabled |
|  |  | [6..4] | OUT3 Configuration: $000=$ LPHCSL , Low Power HCSL <br> $001=$ CMOS1 , Single ended CMOS on true output pin. <br> 011 = LVDS <br> $100=$ CMOS2 , Single ended CMOS on complementary output pin. <br> 101 = CMOSD , Differential CMOS <br> $111=$ CMOSP , Two single ended CMOS outputs, in phase <br> 010 and 110 are not used. |
|  |  | [3..2] | OUT3 Power Supply Voltage: $00=01=1.8 \mathrm{~V}, 10=2.5 \mathrm{~V}, 11=3.3 \mathrm{~V}$ |
|  |  | [1..0] | Reserved |
| 03 | 0x03 | 7 | Reserved |
|  |  | 6 | Behavior when OUT3 is unused: $0=$ Logic " 0 ", $1=$ High Impedance (Tri-State) |
|  |  | 5 | OUT3 LPHCSL Slew Rate Control: $0=$ Slow , 1 = Fast |
|  |  | 4 | OUT3 LPHCSL Impedance Control: $0=85 \Omega$ Differential , $1=100 \Omega$ Differential |
|  |  | [3..0] | OUT3 LPHCSL Amplitude Control: 650 mV pp at 0000 ~ 950mVpp at 1111. |
| 04 | 0x04 | 7 | Reserved |
|  |  | [6..4] | OUT3 LVDS Common Mode Control: 8uA at $000 \sim 11.5 \mathrm{u}$ a at 111 |
|  |  | 3 | Reserved |
|  |  | [2..0] | OUT3 LVDS Amplitude Control: 30uA at $000 \sim 65 u A$ at 111 |


| Register Address |  | Register Bit | Function Explanation |
| :---: | :---: | :---: | :---: |
| Decimal | Hex |  |  |
| 05 | 0x05 | 7 | Enable OUT2: $0=$ Disabled (unused) , 1 = Enabled |
|  |  | [6..4] | OUT2 Configuration: $000=$ LPHCSL , Low Power HCSL <br> $001=$ CMOS1 , Single ended CMOS on true output pin. <br> 011 = LVDS <br> $100=$ CMOS2 , Single ended CMOS on complementary output pin. <br> 101 = CMOSD , Differential CMOS <br> 111 = CMOSP , Two single ended CMOS outputs, in phase <br> 010 and 110 are not used. |
|  |  | [3..2] | OUT2 Power Supply Voltage: $00=01=1.8 \mathrm{~V}, 10=2.5 \mathrm{~V}, 11=3.3 \mathrm{~V}$ |
|  |  | [1..0] | Reserved |
| 06 | 0x06 | 7 | Reserved |
|  |  | 6 | Behavior when OUT2 is unused: $0=$ Logic "0", 1 = High Impedance (Tri-State) |
|  |  | 5 | OUT2 LPHCSL Slew Rate Control: $0=$ Slow , 1 = Fast |
|  |  | 4 | OUT2 LPHCSL Impedance Contro: $0=85 \Omega$ Differential , $1=100 \Omega$ Differential |
|  |  | [3..0] | OUT2 LPHCSL Amplitude Control: 650 mV Vp at 0000 ~ 950mVpp at 1111. |
| 07 | 0x07 | 7 | Reserved |
|  |  | [6..4] | OUT2 LVDS Common Mode Control: 8uA at 000 ~ 11.5uA at 111 |
|  |  | 3 | Reserved |
|  |  | [2..0] | OUT2 LVDS Amplitude Control: 30uA at $000 \sim 65 u A$ at 111 |
| 08 | 0x08 | 7 | Enable OUT1: 0 = Disabled (unused) , 1 = Enabled |
|  |  | [6..4] | OUT1 Configuration: $000=$ LPHCSL , Low Power HCSL <br> $001=$ CMOS1 , Single ended CMOS on true output pin. <br> $011=$ LVDS <br> $100=$ CMOS2 , Single ended CMOS on complementary output pin. <br> 101 = CMOSD , Differential CMOS <br> $111=$ CMOSP , Two single ended CMOS outputs, in phase <br> 010 and 110 are not used. |
|  |  | [3.2] | OUT1 Power Supply Voltage: $00=01=1.8 \mathrm{~V}, 10=2.5 \mathrm{~V}, 11=3.3 \mathrm{~V}$ |
|  |  | [1..0] | Reserved |
| 09 | 0x09 | 7 | Reserved |
|  |  | 6 | Behavior when OUT1 is unused: $0=$ Logic "0", 1 = High Impedance (Tri-State) |
|  |  | 5 | OUT1 LPHCSL Slew Rate Control: 0 = Slow , 1 = Fast |
|  |  | 4 | OUT1 LPHCSL Impedance Control: $0=85 \Omega$ Differential , $1=100 \Omega$ Differential |
|  |  | [3..0] | OUT1 LPHCSL Amplitude Control: 650 mV pp at 0000 ~ 950mVpp at 1111. |
| 10 | 0x0A | 7 | Reserved |
|  |  | [6..4] | OUT1 LVDS Common Mode Control: 8uA at $000 \sim 11.5 \mathrm{~A}$ at 111 |
|  |  | 3 | Reserved |
|  |  | [2..0] | OUT1 LVDS Amplitude Control: 30uA at 000 ~ 65uA at 111 |


| Register Address |  | Register Bit | Function Explanation |
| :---: | :---: | :---: | :---: |
| Decimal | Hex |  |  |
| 11 | Ox0B | 7 | Enable OUT0: $0=$ Disabled (unused) , 1 = Enabled |
|  |  | [6.4] | OUTO Configuration: $000=$ LPHCSL , Low Power HCSL <br> $001=$ CMOS1 , Single ended CMOS on true output pin. <br> 011 = LVDS <br> $100=$ CMOS2 , Single ended CMOS on complementary output pin. <br> 101 = CMOSD , Differential CMOS <br> $111=$ CMOSP , Two single ended CMOS outputs, in phase 010 and 110 are not used. |
|  |  | [3..2] | OUTO Power Supply Voltage: $00=01=1.8 \mathrm{~V}, 10=2.5 \mathrm{~V}, 11=3.3 \mathrm{~V}$ |
|  |  | [1..0] | Reserved |
| 12 | 0xOC | 7 | Reserved |
|  |  | 6 | Behavior when OUT0 is unused: $0=$ Logic " 0 ", $1=$ High Impedance (Tri-State) |
|  |  | 5 | OUTO LPHCSL Slew Rate Control: $0=$ Slow , 1 = Fast |
|  |  | 4 | OUTO LPHCSL Impedance Control: $0=85 \Omega$ Differential , $1=100 \Omega$ Differential |
|  |  | [3.0] | OUTO LPHCSL Amplitude Control: 650 mV pp at 0000 ~ 950mVpp at 1111. |
| 13 | 0x0D | 7 | Reserved |
|  |  | [6.4] | OUTO LVDS Common Mode Control: 8uA at 000 ~ 11.5uA at 111 |
|  |  | 3 | Reserved |
|  |  | [2..0] | OUTO LVDS Amplitude Contro: 30 uA at $000 \sim 65 \mathrm{uA}$ at 111 |
| 14 | 0x0E | 7 | Crystal Oscillator LDO: 0 = Disabled , 1 = Enabled |
|  |  | 6 | Reserved |
|  |  | [5..0] | Crystal Oscillator X1 pin capacitance: Cap (pF) $=10+0.44$ * Bits[4..0] +7.04 * Bit[5] Appendix 3: Crystal Load Capacitance Registers for Crystal Oscillator Load Capacitance configuration. |
| 15 | 0xOF | 7 | Crystal Oscillator Circuit: $0=$ Disabled, 1 = Enabled |
|  |  | 6 | Reserved |
|  |  | [5..0] | Crystal Oscillator X2 pin capacitance: Cap (pF) $=10+0.44$ * Bits[4.0] + 7.04 * Bit[5] |
| 16 | 0x10 | 7 | FOD Spread Spectrum: 0 = Disabled , 1 = Enabled |
|  |  | [6..4] | Reserved |
|  |  | [3.0] | FOD Spread Spectrum Period, bits [11..8]. See Appendix 2 for Spread Spectrum configuration |
| 17 | 0x11 | [7..0] | FOD Spread Spectrum Period, bits [7..0] |
| 18 | 0x12 | [7..0] | FOD Integer Value. See Appendix 1 for Fractional Divider configuration |
| 19 | 0x13 | [7..0] | FOD Fractional Value, bits [15..8] |
| 20 | 0x14 | [7..0] | FOD Fractional Value, bits [7..0] |
| 21 | 0x15 | [7..0] | FOD Spread Spectrum Step, bits [15..8] |
| 22 | 0x16 | [7..0] | FOD Spread Spectrum Step, bits [7..0] |
| 23 | $0 \times 17$ | [7..0] | Reserved |


| Register Address |  | Register Bit | Function Explanation |
| :---: | :---: | :---: | :---: |
| Decimal | Hex |  |  |
| 24 | 0x18 | 7 | FOD Reset-B: $0=$ Hold FOD in Reset Mode , $1=$ Release FOD. Toggle to 0 and back to 1 to apply a reset or restart of the FOD. |
|  |  | [6..2] | Reserved |
|  |  | 1 | FOD Integer Mode: $0=$ Use fractional settings for a fractional output divider value. 1 = Run output divider in Integer Mode in case the output division is an integer, for the best performance. |
|  |  | 0 | Enable FOD: 0 = FOD is Disabled , 1 = FOD is Enabled. |
| 25 | 0x19 | [7..0] | Reserved |
| 26 | $0 \times 1 \mathrm{~A}$ | 7 | PLL, VCO Band Calibration Start. Toggle to 0 and back to 1 to trigger a calibration. The calibration engages at the moment the bit moves from 0 to 1 . The calibration finds the optimum VCO band for the current VCO frequency. |
|  |  | 6 | Override VCO Band: $0=$ Use Calibrated VCO Band , $1=$ Use VCO Band value in bits [5..0]. |
|  |  | [5..0] | VCO Band Value. See bit 6. |
| 27 | 0x1B | 7 | Enable VCO: 0 = VCO Disabled , 1 = VCO Enabled |
|  |  | 6 | Enable Charge Pump: $0=$ CP Disabled , 1 = CP Enabled. |
|  |  | 5 | Enable PLL Bias: $0=$ PLL Bias Disabled , 1 = PLL Bias Enabled |
|  |  | 4 | Bypass $3^{\text {rd }}$ Pole in Loop Filter: $0=$ Use $3^{\text {rd }}$ Pole , $1=3{ }^{\text {rd }}$ Pole Bypassed |
|  |  | [3.0] | Reserved |
| 28 | 0x1C | [7..4] | Loop Filter R-zero value |
|  |  | [3..0] | Reserved |
| 29 | 0x1D | [7..0] | Reserved |
| 30 | 0x1E | [7..4] | Reserved |
|  |  | [3..0] | Charge Pump Current |
| 31 | 0x1F | [7..0] | PLL Feedback Divider Value. |
| 32 | 0x20 | [7..0] | Integer Divider value for OUT3, bits [7..0] |
| 33 | 0x21 | [7..0] | Integer Divider value for OUT2, bits [7..0] |
| 34 | 0x22 | [7..4] | Integer Divider value for OUT2, bits [11..8] |
|  |  | [3..0] | Integer Divider value for OUT3, bits [11..8] |
| 35 | 0x23 | [7..0] | Reserved |
| 36 | 0x24 | [7..3] | Reserved |
|  |  | 2 | Spread Spectrum Jitter Attenuator: $0=$ Disabled , 1 = Enabled |
|  |  | [1..0] | SS Jitter Attenuator configuration. See Appendix 2: Fractional Output Divider and Spread Spectrum. |


| Register Address |  | Register Bit | Function Explanation |
| :---: | :---: | :---: | :---: |
| Decimal | Hex |  |  |
| 37 | 0x25 | 7 | Reserved |
|  |  | 6 | Enable Integer Output Dividers: 0 = Disabled , 1 = Enabled |
|  |  | 5 | Enable Crystal Frequency Doubler: 0 = Disabled , 1 = Enabled |
|  |  | 4 | Reserved |
|  |  | 3 | OUT3 Integer Divider Enable: $0=$ Disabled , 1 = Enabled |
|  |  | 2 | OUT2 Integer Divider Enable: $0=$ Disabled , 1 = Enabled |
|  |  | [1..0] | Reserved |

## Block Diagrams

Figure 3. 9FGV1004 Block Diagram

"FOD" is Fractional Output Divider and "JA" is Jitter Attenuator for use with Spread Spectrum only.

Figure 4. 9FGV1002 Block Diagram


Figure 5. 9FGV1001 Block Diagram


## Equations

$F_{V C O}=F_{\text {CRYSTAL }} \times$ Feedback Divider (see register 0x1F)
9FGV1004: $\mathrm{F}_{\text {OUT3 }}=\mathrm{F}_{\mathrm{VCO}} /$ Integer Divider 1 (see registers $0 \times 20$ and $0 \times 22$ )
$\mathrm{F}_{\text {OUT2 }}=\mathrm{F}_{\mathrm{VCO}} /$ Integer Divider 2 (see registers $0 \times 21$ and $0 \times 22$ )
$\mathrm{F}_{\text {OUT0 }}=\mathrm{F}_{\text {OUT1 }}=\mathrm{F}_{\text {VCO }} \times \mathrm{JA}$ Multiplier $/(2 \times \mathrm{FOD})$ (see registers $0 \times 10 \sim 0 \times 18$ and $\left.0 \times 24\right)$
9FGV1002: $\quad F_{\text {OUTO }}=F_{\text {OUT1 }}=F_{\text {OUT2 }}=F_{\text {OUT3 }}=F_{\text {VCO }} \times J A$ Multiplier $/(2 \times$ FOD $)$ (see registers $0 \times 10 \sim 0 \times 18$ and $\left.0 \times 24\right)$
9FGV1001: $F_{\text {OUT0 }}=F_{\text {OUT1 }}=F_{\text {OUT2 }}=F_{\text {OUT3 }}=F_{\text {VCO }} /$ Integer Divider 1 (see registers $0 \times 20$ and $0 \times 22$ )

## Limits

$F_{\text {CRYSTAL }}: 10 \mathrm{MHz} \sim 40 \mathrm{MHz}$
FVCO: $2300 \mathrm{MHz} \sim 2600 \mathrm{MHz}$
Integer Divider 1 and 2: 8~4095
FOD: $4 \sim 255$

## Appendix 1: Fractional Output Divider Configuration

The Fractional Output Divider (FOD) is composed of an 8 bit integer portion (address 0x12) and a 16 bit fractional portion (addresses $0 \times 13$ and $0 \times 14$ ).

FOD value $\mathrm{P}=\operatorname{INT}(\mathrm{P})+\mathrm{FRAC}(\mathrm{P})=\mathrm{F}_{\mathrm{VCO}} /\left(2 \times \mathrm{F}_{\text {OUT }}\right)$ (1)
FOD Integer [7..0] = DEC2HEX(INT(P)) (2)
The FOD divides the VCO frequency $\mathrm{F}_{\mathrm{VCO}}$ down to the desired output frequency $\mathrm{F}_{\text {OUT }}$. Please note the additional $/ 2$ between the VCO and the FOD.
Convert $\operatorname{FRAC}(\mathrm{P})$ to hex with Eq. 2 where ROUND2INT means to round to the nearest integer. The round-off error of P in ppm is the output frequency error in ppm.
FOD Fraction [15..0] = DEC2HEX(ROUND2INT $\left.\left(2^{16} \times \operatorname{FRAC}(\mathrm{P})\right)\right)$

Example: If the VCO is 2500 MHz and the desired output frequency is 148.5 MHz , the FOD value is $2500 /(2 \times 148.5)=8.4175084$.
The integer portion is 8 so address $0 \times 12$ will be 08 -hex.
The fractional portion is 0.4175084 .

$$
\begin{aligned}
\text { FOD Fraction }[15 . .0] & =\operatorname{DEC} 2 H E X\left(\operatorname{ROUND} 2 I N T\left(2^{16} \times 0.4175084\right)=\operatorname{DEC} 2 H E X(\operatorname{ROUND} 2 I N T(27361.83))\right. \\
& =\operatorname{DEC} 2 H E X(27362)=6 \mathrm{AE} 2
\end{aligned}
$$

Address $0 \times 13=6 \mathrm{~A}$-hex and address $0 \times 14=$ E2-hex.
There is a small error from the rounding. The actual FOD value is $8+27362 / 2^{16}=8.4175110$.
The rounding error is $8.4175110 / 8.4175084-1=0.31$ ppm.

## Appendix 2: Fractional Output Divider and Spread Spectrum

Spread spectrum capability is contained within the Fractional-N output divider associated with OUT0 and OUT1. When applied, triangle wave modulation of any spread spectrum amount, SS\%AMT up to $\pm 2.5 \%$ center spread and $-5 \%$ down spread between 30 and 63 kHz may be generated, independent of the output clock frequency. Six variables define Spread Spectrum in the FOD (see Table 5).

## Table 5. Spread Spectrum Variables in the FOD

| Name | Function | RAM Register | Note |
| :---: | :--- | :--- | :--- |
| SS Enable | Spread spectrum control enable | $0 \times 10[7]$ | When SS-Enable $=0$, contents of Period <br> and Step registers are Don't Care. <br> When SS-Enable $=1$, the SS Jitter <br> Attenuator will also enable. |
| FOD Integer | Integer portion of the FOD <br> value P | $0 \times 12[7 . .0]$ | See equations 4 and 5 below. |
| FOD Fraction | Fractional portion of the FOD <br> value P | $0 \times 13[7 . .0]=$ Fraction $[15.8]$ <br> $0 \times 14[7 . .0]=$ Fraction $[7 . .0]$ | See equations 4 and 5 below. |
| SS Period | Spread spectrum modulation <br> period | $0 \times 10[3.0]=$ Period $[11.8]$ <br> $0 \times 11[7 . .0]=$ Period $[7 . .0]$ | Total 12 bits for the Period <br> Defined as half the reciprocal ofthe <br> modulation frequency andmeasured in <br> cycles of the FOD output frequency. See <br> equation 6 below. |
| SS Step | Modulation step size | $0 \times 15[7 . .0]=$ Step $[15 . .8]$ <br> $0 \times 16[7 . .0]=$ Step $[7 . .0]$ | Sets the time rate of change ortime slope of <br> the output clockfrequency. See equation 8 <br> below. |
| SS Jitter <br> Attenuator | Jitter Attenuator Configuration | $0 \times 24[1 . .0]=$ JA $[1 . .0]$ | The SS Jitter Attenuator needs to be <br> configured based upon the FOD output <br> frequency. The JA may divide down or <br> multiply up the frequency to the output. |

Table 6. Spread Spectrum Jitter Attenuator Configuration

| Output Frequency | JA [1..0] | Frequency Multiplier | FOD Frequency |
| :---: | :---: | :---: | :---: |
| $15 \mathrm{MHz} \sim 30 \mathrm{MHz}$ | 00 | $\times 0.25$ | $60 \mathrm{MHz} \sim 120 \mathrm{MHz}$ |
| $60 \mathrm{MHz} \sim 120 \mathrm{MHz}$ | 01 | $\times 1$ | $60 \mathrm{MHz} \sim 120 \mathrm{MHz}$ |
| $120.0001 \mathrm{MHz} \sim 150 \mathrm{MHz}$ | 10 | $\times 1.25$ | $96.0001 \mathrm{MHz} \sim 120 \mathrm{MHz}$ |
| $150.0001 \mathrm{MHz} \sim 300 \mathrm{MHz}$ | 11 | $\times 2$ | $75.0001 \mathrm{MHz} \sim 150 \mathrm{MHz}$ |

Make sure to adjust the FOD output frequency based upon the Frequency Multiplier value of the Jitter Attenuator. This is only needed when Spread Spectrum is enabled. Please consult the factory for output frequencies not covered by the ranges in Table 6.

## Renesns

## Equations

Calculate the FOD output frequency from the desired clock output frequency and the Jitter Attenuator Frequency Multiplier:
FOD FOUT $=\mathrm{F}_{\text {CLOCK }} /$ Multiplier
To calculate the spread spectrum registers, first determine the value in decimal of the FOD output divider $P$. The value of $P$ needs to be offset so $\mathrm{F}_{\mathrm{VcO}} /(2 \times \mathrm{P})$ is the bottom point of the triangle modulation wave. For Down Spread the value of P is offset with the Spread percentage and for Center Spread the value of P is offset with half of the Spread percentage.
Down Spread:
FOD value $\mathrm{P}=\operatorname{INT}(\mathrm{P})+\mathrm{FRAC}(\mathrm{P})=(1+\mathrm{SS} \% / 100) \times\left(\mathrm{F}_{\mathrm{VCO}} /\left(2 \times \mathrm{F}_{\mathrm{OUT}}\right)\right)$ (4)
See equations 2 and 3 in Appendix 1: Fractional Output Divider Configuration for address $0 \times 12,0 \times 13$ and $0 \times 14$ settings.
Center Spread:

$$
\text { FOD value } \mathrm{P}=\operatorname{INT}(\mathrm{P})+\mathrm{FRAC}(\mathrm{P})=(1+\mathrm{SS} \% / 200) \times\left(\mathrm{F}_{\mathrm{VCO}} /(2 \times \mathrm{FOUT})\right)
$$

Please note that the SS\% value is the peak-to-peak value so with $+/-1.0 \%$ center spread, the $\mathrm{SS} \%$ value is $2.0 \%$
Consider one cycle of down spread triangular modulation; the FOD value is ramped down linearly from the P value followed by a linear ramp back up to the value of $P$. The modulated value of the FOD is always smaller than or equal to the value of $P$.

Figure 6. Spread Step and Period


The SS modulation Period is defined as the amount of time steps it takes for the triangle to move from its lowest to its highest point. The Period is essentially half of the modulation cycle or modulation rate. One time step is defined as one cycle of the output frequency FOUT. The Period register setting needs to be half of the Period decimal value so essentially $11 / 4$ of the modulation cycle.
Period (decimal) $=\mathrm{F}_{\text {OUT }} /\left(2 \times \mathrm{F}_{\text {SS }}\right)(6)$
Period [11..0] = DEC2HEX(ROUND2INT(Period(decimal) / 2)) (7)
Given the required Spread percentage and the Period value, we can calculate the Step size:
Step $($ decimal $)=(S S \% / 100) \times P /$ Period (8)
Step [15..0] = DEC2HEX(ROUND2INT( $2^{24} \times$ Step(decimal))) (9)

## Example 1 with Down Spread :

$\mathrm{F}_{\mathrm{VCO}}=2500 \mathrm{MHz}, \mathrm{F}_{\mathrm{CLOCK}}=100 \mathrm{MHz}$ with $-0.5 \%$ Down Spread and 31.5 KHz Modulation Rate.
At 100 MHz the JA Multiplier is 1 so $\mathrm{F}_{\text {OUT }}=\mathrm{F}_{\mathrm{CLOCK}}$ and the JA setting is JA[1..0] $=01$ binary.
FOD value $\mathrm{P}=(1+\mathrm{SS} \% / 100) \times\left(\mathrm{F}_{\text {VCO }} /\left(2 \times \mathrm{F}_{\text {OUT }}\right)\right)=(1+0.5 / 100) \times(2500 /(2 \times 100))=1.005 \times 12.5=12.5625$
FOD Integer [7..0] $=\operatorname{DEC} 2 H E X(12)=0 C$-hex
FOD Fraction [15..0] = DEC2HEX(ROUND2INT(216×0.5625)) = DEC2HEX(ROUND2INT(36864)) $=9000$ hex
Period $($ decimal $)=$ FOUT $/\left(2 \times F_{\text {SS }}\right)=100 /(2 \times 0.0315)=1587.3016$
Period [11:0] $=\operatorname{DEC} 2 H E X(R O U N D 2 I N T(P e r i o d(d e c i m a l) ~ / 2))=\operatorname{DEC2HEX}(794)=31 \mathrm{~A}$ hex
Step $($ decimal $)=(S S \% / 100) \times P /$ Period $=(0.5 / 100) \times 12.5625 / 1587.3016=3.95719 \times 10^{-5}$
Step [15..0] $=\operatorname{DEC} 2 H E X\left(R O U N D 2 I N T\left(2^{24} \times \operatorname{Step}(\right.\right.$ decimal $\left.\left.)\right)\right)=\operatorname{DEC2HEX}(664)=0298$ hex

## Example 2 with Center Spread:

$\mathrm{F}_{\mathrm{VCO}}=2500 \mathrm{MHz}, \mathrm{F}_{\mathrm{OUT}}=27 \mathrm{MHz}$ with $+/-1.0 \%$ Center Spread and 31.5 KHz Modulation Rate.
At 27 MHz the JA Multiplier is 0.25 so $\mathrm{F}_{\text {OUT }}=4 \times \mathrm{F}_{\text {CLOCK }}=108 \mathrm{MHz}$ and the JA setting is JA[1..0] $=00$ binary.
FOD value $\mathrm{P}=(1+\mathrm{SS} \% / 200) \times\left(\mathrm{F}_{\text {VCO }} /\left(2 \times \mathrm{F}_{\text {OUT }}\right)\right)=(1+2.0 / 200) \times(2500 /(2 \times 108))=1.01 \times 11.574074=11.689815$
FOD Integer [7..0] $=\operatorname{DEC2HEX}(11)=0 B$-hex
FOD Fraction [15..0] = DEC2HEX(ROUND2INT $\left.\left(2^{16} \times 0.689815\right)\right)=\operatorname{DEC2HEX}(\operatorname{ROUND2INT}(45207.7))=$ B0 98 hex
Period $($ decimal $)=$ FOUT $/\left(2 \times F_{S S}\right)=108 /(2 \times 0.0315)=1714.2857$
Period [11:0] $=\operatorname{DEC2HEX}($ ROUND2INT(Period(decimal) $/ 2))=\operatorname{DEC2HEX(857)}=359$ hex
Step $($ decimal $)=(\mathrm{SS} \% / 100) \times \mathrm{P} /$ Period $=(2.0 / 100) \times 11.689815 / 1714.2857=1.363812 \times 10^{-4}$
Step [15..0] $=\operatorname{DEC2HEX}\left(\right.$ ROUND2INT $\left(2^{24} \times\right.$ Step $($ decimal $\left.)\right)=\operatorname{DEC2HEX}(2288)=08$ F0 hex

## Appendix 3: Crystal Load Capacitance Registers

Registers $0 \times 0 \mathrm{E}$ and $0 \times 0 \mathrm{~F}$ contain Crystal X 1 and X 2 Load capacitor settings that are used to add load capacitance to X 1 and X 2 (a.k.a. XIN and XOUT) respectively.

Figure 7. Crystal Oscillator Circuit


Ci 1 and Ci 2 are on-chip capacitors that are programmable.
Cs is stray capacitance in the PCB and Ce is external capacitors for frequency fine tuning or for achieving load capacitance values beyond the range of the on-chip programmability. Please consult the factory when adding Ce capacitors. The oscillator gain reduces with added capacitance and there may be crystal oscillator startup issues when adding too much capacitance.
All these capacitors combined make the load capacitance for the crystal. Capacitance on pin XIN or X1: Cx1 $=\mathrm{Ci} 1+\mathrm{Cs} 1+\mathrm{Ce} 1$
Capacitance on pin XOUT or X2: $\mathrm{Cx} 2=\mathrm{Ci} 2+\mathrm{Cs} 2+\mathrm{Ce} 2$
Total Crystal Load Capacitance CL $=$ Cx1×Cx2 / (Cx1 + Cx2)
For optimum balance and oscillator gain it is recommended to design $\mathrm{Cx} 1=\mathrm{Cx} 2$. In that case $\mathrm{CL}=\mathrm{Cx1} / 2=\mathrm{Cx2} / 2$.

The capacitance per pin X1 or X2 is: Cap (pF) $=10+0.44$ * Bits[4..0] +7.04 * Bit[5]
This includes an estimated Cs1 $=$ Cs2 $=1.5 \mathrm{pF}$.
When designing $\mathrm{Cx} 1=\mathrm{Cx} 2$, the formula for CL is: $\mathrm{CL}(\mathrm{pF})=5+0.22 \times$ Bits[4..0] $+3.52 \times$ Bit $[5]$

The minimum CL value at $C \times 1=C \times 2=' 000000^{\prime}$-binary $=5.0 \mathrm{pF}$
The maximum CL value at $\mathrm{Cx} 1=\mathrm{Cx} 2=$ ' 111111 'binary $=5+0.22 \times 31+3.52 \times 1=15.34 \mathrm{pF}$ (not counting Ce )

Example: For a crystal CL of 8 pF , the registers can be programmed as follows:
$\mathrm{CL}(\mathrm{pF})=5+0.22 \times 14+3.52 \times 0=8.08 \mathrm{pF}$ (nearest to 8.0pF)
So for $\mathrm{CL}=8 \mathrm{pF}$ the recommended settings are $\mathrm{Cx} 1[5 . .0]=\mathrm{Cx2}[5 . .0]=14$ or '00 1110'-binary
Registers $0 \times 0 \mathrm{E}=0 \times 0 \mathrm{~F}=8 \mathrm{E}-\mathrm{hex}$ (= '1000 1110' binary)

## Renesas

## Revision History

Table 7. Revision History

| Revision Date |  |
| :--- | :--- |
| November 18, 2016 | Initial release |

# IMPORTANT NOTICE AND DISCLAIMER 

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

## Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

