

## AT25SF128A / AT25QF128A

128-Mbit Serial NOR Flash Memory with Dual I/O and Quad I/O Support

#### **Features**

- Single voltage operation with range of 2.7 V to 3.6 V
- Serial Peripheral Interface (SPI) Compatible
  - · Supports SPI modes 0 and 3
  - Supports SPI dual output operations (1-1-2)
  - · Supports quad output operations (1-1-4)
  - Supports quad I/O operations (1-4-4, 0-4-4)
- Read operations
  - Up to 133 MHz at 85 °C
  - Up to 120 MHz at 105 °C
  - Continuous Read mode (with 8/16/32/64 bytes wrap) - optimized for XiP
- · Flexible erase architecture and time
  - Block erase 4 kB: 70 ms (typical)
  - Block erase 32 kB and 64 kB: 150 ms and 250 ms (typical)
  - Full chip erase: 30 s (typical)
- Flexible programming and time
  - Page/byte program: from 1 to 256 bytes
  - Page program time: 0.6 ms (typical)
- Erase program suspend resume
- JEDEC Standard Manufacturer and Device ID

- Memory protection support
  - User-definable protected area at start or end of memory array
  - Enable/disable protection with WP pin
- 3 x 256-byte One-Time Programmable (OTP) security registers
- Serial Flash Discoverable Parameters (SFDP) register
- Low Power Dissipation
  - Standby current: 13 μA (typical)
  - Deep power-down current: 2 μA (typical)
  - Active read current: 10 mA (typical)
- User-configurable I/O pin drive strength levels
- Endurance: 100,000 program/erase cycles
- Data Retention:
  - 20 Years at 85 °C
  - 10 Years at 105 °C
- Temperature Range
  - Industrial: -40 °C to 85 °C
  - Extended: -40 °C to 105 °C
- Industry standard green (Pb/Halide-free/RoHS compliant) package options
  - 8-pad W-SOIC (208-mil)
  - 8-pad DFN (5 x 6 x 0.6 mm)
  - 8-pad DFN (6 x 8 x 0.8 mm)
  - 16-lead SOIC (300-mil)

# **Contents**

Fea	tures	1
Figu	ures	4
Tab	les	5
1.	Product Overview	6
2.	Package Pinouts	6
3.	Pin Descriptions           3.1 Pin Summary            3.2 Chip Select (CS).            3.3 Serial Clock (SCK).            3.4 Serial Input (SI or I/O <sub>0</sub> ).            3.5 Serial Data Output (SO or I/O <sub>1</sub> )            3.6 Write Protect (WP or I/O <sub>2</sub> )            3.7 Hold (HOLD or I/O <sub>3</sub> ).            3.8 VCC Power Supply.	7 7 7 7 7 8
	3.9 GND Ground	
4.	Block Addresses	
5.	SPI Operation	10 10
6.	Operating Features	10
	<ul> <li>6.1 Supply Voltage</li></ul>	11
7.	Status Registers	12
	<ul> <li>7.1 Status Register Protect Table</li> <li>7.2 Write Protect Features</li> <li>7.3 Status Register Memory Protection</li> </ul>	14
8.	Device Identification	16
9.	Command Descriptions  9.1 Configuration and Status Commands  9.2 Read Commands  9.3 ID and Security Commands  9.4 Program and Erase Commands	19 22 29
10.	Electrical Characteristics	46
	10.1 Absolute Maximum Ratings 10.2 Operating Ranges 10.3 Data Retention and Endurance 10.4 Latch Up Characteristics 10.5 Power-up Timing 10.6 DC Electrical Characteristics 10.7 AC Measurement Conditions 10.8 AC Electrical Characteristics	46 46 46 47 48
11.	Ordering Information	54

## AT25SF/QF128A Datasheet

12.	Pack	aging Information	55
	12.1	8-Pad 5 x 6 x 0.6 mm DFN	55
	12.2	8-Lead, 208-mil Wide EIAJ SOIC	56
	12.3	8-Pad, 6 x 8 x 0.8 mm DFN	57
	12.4	16-Lead 300-mil SOIC	58
13	Revie	sion History	50

## AT25SF/QF128A Datasheet

# **Figures**

Figure 1. AT25SF/QF128A Flash Memory Package Types	6
Figure 2. Hold Condition Activation	
Figure 3. Write Enable Sequence Diagram	
Figure 4. Write Disable Sequence Diagram	. 19
Figure 5. Read Status Register Sequence Diagram	
Figure 6. Write Status Register Sequence Diagram	
Figure 7. Write Enable for Volatile Status Register	. 21
Figure 8. Read Data Bytes Sequence Diagram	
Figure 9. Fast Read Sequence Diagram	
Figure 10. Dual Output Fast Read Sequence Diagram	
Figure 11. Quad Output Fast Read Sequence Diagram	
Figure 12. Dual I/O Fast Read Sequence Diagram (Initial command or previous $(M5:4) \neq (1,0)$ )	
Figure 13. Dual I/O Fast Read Sequence Diagram (Previous command set (M5:4) = (1,0))	
Figure 14. Quad I/O Fast Read Sequence Diagram (Initial command or previous $(M5-4) \neq (1,0)$ )	
Figure 15. Quad I/O Fast Read Sequence Diagram (Previous command set (M5-4) = (1,0))	
Figure 16. Quad I/O Word Fast Read Sequence Diagram (Initial command or previous (M5-4) $\neq$ (1,0))	
Figure 17. Quad I/O Word Fast Read Sequence Diagram (Previous command set (M5-4) = (1,0))	
Figure 18. Set Burst with Wrap Sequence Diagram	
Figure 19. Read Manufacture ID/ Device ID Sequence Diagram	
Figure 20. Dual I/O Read Manufacture ID/ Device ID Sequence Diagram	
Figure 21. Quad I/O Read Manufacture ID / Device ID Sequence Diagram	
Figure 22. JEDEC ID Sequence Diagram	
Figure 23. Read Unique ID Sequence Diagram	
Figure 24. Deep Power-Down Sequence Diagram	
Figure 25. Release Power-Down Sequence Diagram	
Figure 26. Release Power-Down/Read Device ID Sequence Diagram	
Figure 27. Read Security Registers Command Sequence Diagram	
Figure 28. Erase Security Registers Command Sequence Diagram	
Figure 29. Program Security Registers Command Sequence Diagram	
Figure 30. Enable Reset (66h) and Reset (99h) Command Sequence	
Figure 31. Page Program Sequence Diagram	
Figure 32. Quad Page Program Sequence Diagram	
Figure 33. 4 kB Block Erase Sequence Diagram	
Figure 34. 32 kB Block Erase Sequence Diagram	
Figure 35. 64 kB Block Erase Sequence Diagram	
Figure 36. Chip Erase Sequence Diagram	
Figure 37. Erase/Program Suspend Command Sequence	
Figure 38. Erase/Program Resume Command Sequence	
Figure 39. Read Serial Flash Discoverable Parameter Command Sequence Diagram	
Figure 40. Power-up Timing and Voltage Levels	
Figure 41. AC Measurement I/O Waveform	
Figure 42. Serial Input Timing	
Figure 43. Output Timing	
Figure 44. HOLD Timing	
Figure 45. WP Timing	. 53



## AT25SF/QF128A Datasheet

# **Tables**

Table 1. AT25SF/QF128A Pin Names	7
Table 2. Block Addresses of AT25SF/QF128A	9
Table 3. Status Register 1 Format	12
Table 4. Status Register 2 Format	12
Table 5. Status Register 3 Format	13
Table 6. DRV1 / DRV0 Bit Encoding	13
Table 7. Status Register Protection	14
Table 8. AT25SF/QF128A Status Register Memory Protection (CMP = 0)	15
Table 9. AT25SF/QF128A Status Register Memory Protection (CMP = 1)	16
Table 10. AT25SF/QF128A ID Definition	16
Table 11. Command Set	17
Table 12. Set Burst with Wrap	28
Table 13. Read Security Registers	35
Table 14. Erase Security Registers	36
Table 15. Program Security Registers	37
Table 16. Absolute Maximum Ratings	46
Table 17. Operating Range	46
Table 18. Data Retention and Endurance	46
Table 19. Latch-up Characteristics	46
Table 20. Power-up Timing	47
Table 21. DC Electrical Characteristics — 85 °C	48
Table 22. DC Electrical Characteristics — 105 °C	49
Table 23. AC Measurement Conditions	49
Table 24. AC Electrical Characteristics — 85 °C	50
Table 25, AC Electrical Characteristics — 105 °C	51

### 1. Product Overview

The AT25SF128A/AT25QF128A is a 128-Mbit Serial Peripheral Interface (SPI) Flash memory device designed for use in a wide variety of high-volume industrial, consumer, and connected applications.

It can be used for storing program memory that is copied from Flash memory into embedded or external RAM during system boot; it also can be used for directly executing program code from Flash memory (eXecute in Place [XiP]).

XiP is specifically supported by features which enhance read speed:

- Quad-SPI, which allows reading four bits in one clock cycle.
- Continuous read mode (0-4-4 command format), which removes the need to send a command opcode.
- High SPI clock frequency.

These features allow fast response from the Flash memory whenever the host must fetch commands or data from it

# 2. Package Pinouts

Figure 1 shows the package pinouts.




Figure 1. AT25SF128A/AT25QF128A Flash Memory Package Types

# 3. Pin Descriptions

During all operations, V<sub>CC</sub> must be held stable and within the specified valid range: V<sub>CC</sub> (min) to V<sub>CC</sub> (max).

All of the input and output signals must be held high or low (according to voltages of  $V_{IH}$ ,  $V_{OH}$ ,  $V_{IL}$  or  $V_{OL}$ , see Section 10.6). These pins are described below.

# 3.1 Pin Summary

Table 1. AT25SF128A/AT25QF128A Pin Names

Pin Name	I/O	Description
CS	I	Chip select.
SO (IO <sub>1</sub> )	I/O	Serial Output for single bit data commands. IO <sub>1</sub> for dual or quad commands.
WP (IO <sub>2</sub> )	I/O	Write Protect in single bit or dual data commands. IO <sub>2</sub> in quad mode. The signal has an internal pull-up resistor and may be left unconnected in the host system if not used for quad commands.
GND		Ground.
SI (IO <sub>0</sub> )	I/O	Serial input for single bit data commands. IO <sub>0</sub> for dual or quad commands.
SCK	I	Serial clock.
HOLD (IO <sub>3</sub> )	I/O	Hold (pause) serial transfer in single bit or dual data commands. IO <sub>3</sub> in Quad-I/O mode. The signal has an internal pull-up resistor and may be left unconnected in the host system if not used for Quad commands.
V <sub>CC</sub>		Core and I/O power supply.

# 3.2 Chip Select (CS)

The chip select signal indicates when a command for the device is in process and the other signals are relevant for the memory device. When the  $\overline{\text{CS}}$  signal is at the logic high state, the device is not selected and all input signals are ignored and all output signals are high impedance. Unless an internal *Program*, *Erase* or *Write Status Registers* embedded operation is in progress, the device remains in the Standby Power mode. Driving the  $\overline{\text{CS}}$  input to logic low state enables the device, placing it in the *Active Power* mode. After Power-Up, a falling edge on  $\overline{\text{CS}}$  is required before the start of any command.

To ensure correct power-up sequencing, it is recommended to add a 10k Ohm pull-up resistor from  $\overline{CS}$  to  $V_{CC}$ . This ensures  $\overline{CS}$  ramps together with  $V_{CC}$  during power-up.

# 3.3 Serial Clock (SCK)

This input signal provides the synchronization reference for the SPI interface. Commands, addresses, or data input are latched on the rising edge of the SCK signal. Data output changes after the falling edge of SCK.

# 3.4 Serial Input (SI or I/O<sub>0</sub>)

This input signal is used to transfer data serially into the device. It receives commands, addresses, and data to be programmed. Values are latched on the rising edge of serial SCK clock signal.

SI becomes  $I/O_0$  an input and output during Dual and Quad commands for receiving commands, addresses, and data to be programmed (values latched on rising edge of serial SCK clock signal) as well as shifting out data (on the falling edge of SCK).

# 3.5 Serial Data Output (SO or I/O<sub>1</sub>)

This output signal is used to transfer data serially out of the device. Data is shifted out on the falling edge of the serial SCK clock signal.

The SO pin becomes an I/O pin (I/O<sub>1</sub>) during Dual and Quad commands for receiving commands, addresses, and data to be programmed (values latched on rising edge of serial SCK clock signal) as well as shifting out data (on the falling edge of SCK).



# 3.6 Write Protect (WP or I/O<sub>2</sub>)

This pin is used either for write-protection, in which case it is referred to as  $\overline{WP}$ , or as one of the quad-SPI I/O pins, in which case it is referred to as IO<sub>2</sub>.

When the Quad Enable (QE) bit of Status Register 2 is 0, and the SRP1 and SRP0 bits are 0 and 1, respectively, the pin can be used for write-protection. It then can be asserted (driven low) to protect the Status Registers from modification.

When the QE bit of Status Register 2 is 1, quad-SPI communication is enabled, and the pin is used as I/O pin IO<sub>2</sub> in any command that makes use of quad-SPI. In this setting, do not use the pin for write-protection.

The WP pin is internally pulled high and can be left floating if not used.

Note: The AT25QF128A ships from the factory with the QE bit in Status Register 2 set to 1, whereas the AT25SF128A device ships from the factory with the QE bit in Status Register 2 set to 0.

# 3.7 Hold (HOLD or I/O<sub>3</sub>)

This pin is used either for pausing communication, in which case it is referred to as  $\overline{HOLD}$ , or as one of the quad-SPI I/O pins, in which case it is referred to as IO<sub>3</sub>.

When the Quad Enable (QE) bit of Status Register 2 is 0, this pin is used as a  $\overline{\text{HOLD}}$  pin. When the QE bit of Status Register 2 is 1, quad-SPI communication is enabled, and the pin is used as I/O pin IO<sub>3</sub> in any command that makes use of quad-SPI. In this setting, do not use the pin for pausing communication.

The HOLD pin is used to pause a SPI sequence without resetting the clocking sequence. To enable the HOLD mode,  $\overline{\text{CS}}$  must be low. The HOLD mode effect is on with the falling edge of the  $\overline{\text{HOLD}}$  signal with SCK being low. The HOLD mode ends on the rising edge of the  $\overline{\text{HOLD}}$  signal with SCK being low.

The HOLD pin is internally pulled high and can be left floating if not used.

Note: The AT25QF128A ships from the factory with the QE bit in Status Register 2 set to 1, whereas the AT25SF128A device ships from the factory with the QE bit in Status Register 2 set to 0.

# 3.8 V<sub>CC</sub> Power Supply

V<sub>CC</sub> is the supply voltage. It is the single voltage used for all device functions including read, program, and erase.

### 3.9 GND Ground

GND is the ground reference for the V<sub>CC</sub> supply voltage.



# 4. Block Addresses

The physical block size for this device is 4 Mbit.

Table 2. Block Addresses of AT25SF128A/AT25QF128A

Memory Density	Block (64k byte)	Block (32k byte)	Block (4k byte)	Address Range
			Block 0	000000h - 000FFFh
		Block 0	:	:
	Diagle 0		Block 7	007000h - 007FFFh
	Block 0		Block 8	008000h - 008FFFh
		Block 1	:	:
			Block 15	00F000h - 00FFFFh
			Block 16	010000h - 010FFFh
		Block 2	:	:
	D		Block 23	017000h - 017FFFh
	Block 1	Block 3	Block 24	018000h - 018FFFh
			:	:
			Block 31	01F000h - 01FFFFh
128Mbit	:	:	:	:
		Block 508	Block 4064	FE0000h - FE0FFFh
	Block 254		:	:
			Block 4071	FE7000h - FE7FFFh
			Block 4072	FE8000h - FE8FFFh
		Block 509	:	:
			Block 4079	FEF000h - FEFFFFh
			Block 4080	FF0000h - FF0FFFh
		Block 510	:	:
	DI 1.055		Block 4087	FF7000h - FF7FFFh
	Block 255		Block 4088	FF8000h - FF8FFFh
		Block 511	:	:
			Block 4095	FFF000h - FFFFFh

# 5. SPI Operation

### 5.1 Standard SPI Commands

The AT25SF128A/AT25QF128A features a 4-pin serial peripheral interface on 4 signals bus: Serial Clock (SCK), Chip Select ( $\overline{CS}$ ), Serial Data Input (SI) and Serial Data Output (SO). SPI bus modes 0 and 3 are supported. Input data is latched on the rising edge of SCK and data shifts out on the falling edge of SCK.

#### 5.2 Dual SPI Commands

The AT25SF128A/AT25QF128A supports Dual SPI operation when using the *Dual Output Fast Read* (3Bh), *Dual I/O Fast Read* (BBH) and *Read Manufacture ID/Device ID Dual I/O* (92h) commands. These commands allow data to be transferred to or from the device at two times the rate of the standard SPI. When using the Dual SPI command the SI and SO pins become bidirectional I/O pins: I/O<sub>0</sub> and I/O<sub>1</sub> respectively.

#### 5.3 Quad SPI Commands

The AT25QF128A device ships with the Quad Enable (QE) bit set in the Status Register. Unless the bit is modified later by the user, the device powers up with SPI Quad-I/O enabled.

The AT25SF128A/AT25QF128A supports Quad SPI operation when using the *Quad Output Fast Read* (6Bh), *Quad I/O Fast Read* (EBH), *Quad I/O Word Fast Read* (E7h), *Read Manufacture ID/Device ID Quad I/O* (94h) and *Quad Page Program* (32h) commands. These commands allow data to be transferred to or from the device at four times the rate of the standard SPI. When using the Quad SPI command the SI and SO pins become bidirectional I/O pins: I/O<sub>0</sub> and I/O<sub>1</sub>, and /WP and HOLD pins become I/O<sub>2</sub> and I/O<sub>3</sub>. Quad SPI commands require the non-volatile Quad Enable bit (QE) in Status Register to be set.

# 6. Operating Features

# 6.1 Supply Voltage

### 6.1.1 Operating Supply Voltage

Before selecting the memory and issuing commands to it, a valid and stable  $V_{CC}$  voltage within the specified  $V_{CC}$  (min) /  $V_{CC}$  (max) range must be applied. In order to secure a stable DC supply voltage, it is recommended to decouple the  $V_{CC}$  line with a 0.1  $\mu$ F to 1  $\mu$ F low ESR/ESL capacitor placed close to the  $V_{CC}$ /GND package pins. This voltage must remain stable and valid until the end of the transmission of the command and, for a Write command, until the completion of the internal write cycle ( $t_W$ ).

### 6.1.2 Power-up Conditions

When the power supply is turned on,  $V_{CC}$  rises continuously from GND to  $V_{CC}$ . During this time, the Chip Select  $\overline{(CS)}$  line is not allowed to float but should follow the  $V_{CC}$  voltage, it is therefore recommended to connect the  $\overline{CS}$  line to  $V_{CC}$  via a pull-up resistor.

In addition, the  $\overline{\text{CS}}$  input is both edge sensitive and level sensitive. After power-up, the device does not become selected until a falling edge is first detected on  $\overline{\text{CS}}$ . This ensures that  $\overline{\text{CS}}$  must have been High, before going Low to start the first operation.

#### 6.1.3 Device Reset

In order to prevent inadvertent Write operations during power-up (continuous rise of  $V_{CC}$ ), a power on reset (POR) circuit is included. At Power-up, the device does not respond to any command until  $V_{CC}$  has reached the power on reset threshold voltage (this threshold is lower than the minimum  $V_{CC}$  operating voltage defined by the DC operating ranges).

When V<sub>CC</sub> has passed the POR threshold, the device is reset.



#### 6.1.4 Power-down

At power-down (continuous decrease in  $V_{CC}$ ), as soon as  $V_{CC}$  drops from the normal operating voltage to below the power on reset threshold voltage, the device stops responding to any command sent to it. During Power-down, the device must be deselected (Chip Select  $\overline{(CS)}$ ) should be allowed to follow the voltage applied on  $V_{CC}$ ) and in Standby Power mode (that is there should be no internal Write cycle in progress).

## 6.2 Active Power and Standby Power Modes

When Chip Select  $(\overline{CS})$  is low, the device is selected and in the Active Power mode and consuming current (I<sub>CC</sub>).

When Chip Select ( $\overline{CS}$ ) is high, the device is deselected. If a Write cycle is not currently in progress, the device enters the Standby Power mode, and the current consumption drops to  $I_{CC1}$ .

### 6.3 Hold Condition

The Hold (HOLD) signal is used to pause any serial communications with the device without resetting the clocking sequence. During the Hold condition, the Serial Data Output (SO) is high impedance, and Serial Data Input (SI) and Serial Clock (SCK) are don't care.

To enter the Hold condition, the device must be selected, with Chip Select (CS) low. Normally, the device remains selected for the duration of the Hold condition. Deselecting the device while it is in the Hold condition, has the effect of resetting the state of the device, and this mechanism can be used if it is required to reset any processes that had been in progress.

The Hold condition starts when the Hold (HOLD) signal is driven Low at the same time as Serial Clock (SCK) already being Low (as shown in Figure 2).

The Hold condition ends when the Hold (HOLD) signal is driven High at the same time as Serial Clock (C) already being Low. Figure 2 also shows what happens if the rising and falling edges are not timed to coincide with Serial Clock (SCK) being Low.




Figure 2. Hold Condition Activation

# 7. Status Registers

The AT25SF128A/AT25QF128A contains three Status registers. Each byte is written or read using specific commands. For a read operation, the 05h, 35h, and 15h commands are used to access bits 7 - 0 of Status Registers 1, 2, and 3 respectively. For a write operation, the 01h, 31h, and 11h commands are used to access bits 7 - 0 of Status Registers 1, 2, and 3 respectively. See Table 11 for more information.

The tables below show the layout of the Status Register bits.

Table 3. Status Register 1 Format

	Tubic 0. Status Register 11 Office								
Bit #	Acronym	Name	Туре	Default	Volatile/ Non-Volatile	Description			
7	SRP0	Status Register Protect 0	R/W	0	Non-Volatile	The Status Register Protect (SRP1 and SRP0) bits are non-volatile Read/Write bits in the status register. The SRP bits control the method of write protection: software protection, hardware protection, or power supply lock-down. See Table 7.			
						The Block Protect (BP4, BP3, BP2, BP1, BP0) bits are non-volatile. They define the size and location of the area to be software protected against Program and Erase commands. See Table 8 and Table 9.			
6:2	BP4-BP0	Block Protect Size R/	R/W	0	Non-Volatile	The Block Protect (BP4, BP3, BP2, BP1, BP0) bits can be written provided that the Hardware Protected mode has not been set.			
						The Chip Erase (CE) command is executed if the Block Protect (BP2, BP1, BP0) are 0 and CMP = 0 or the Block Protect (BP2, BP1, BP0) bits are 1 and CMP = 1.			
1	WEL	Write Enable	R	0	Volatile	The Write Enable Latch bit indicates the status of the internal Write Enable Latch. When WEL = 1, the internal Write Enable Latch is set, when WEL = 0, the internal Write Enable Latch is reset and no Write Status Register, Program or Erase command is accepted. See Section 9.1.1 Write Enable (06h) and Section 9.1.2 Write Disable (04h).			
0	RDY/BSY	Ready/Busy	R	0	Volatile	The RDY/BSY bit indicates whether the memory is busy executing a program, erase, or non-volatile write status register command. When the RDY/BSY bit = 1, the device is busy executing a program, erase, or non-volatile write status register command; when the RDY/BSY bit = 0, the device is not busy executing a program, erase, or non-volatile write status register command.			

Table 4. Status Register 2 Format

Bit #	Acronym	Name	Туре	Default	Volatile/ Non-Volatile	Description
7	SUS1	Suspend Status	R	0	Volatile	The SUS1 and SUS2 bits are read only bits in the Status Register (SR2 bits 2 and 7) that are set to 1 after executing an Erase/Program Suspend (75h) command (The Erase Suspend sets SUS1 to 1, and the Program Suspend sets SUS2 to 1). The SUS1 and SUS2 bits are cleared to 0 by Erase/Program Resume (7Ah) command as well as a power-down, power-up cycle.
6	СМР	Complement Protect	R/W	0	Non-Volatile	The CMP bit is a non-volatile Read/Write bit in the Status Register (SR2 bit 6). It is used in conjunction with BP4, BP3, BP2, BP1, and BP0 bits to provide more flexibility for the array protection. See Table 8 and Table 9 for details. The default setting is CMP = 0.

## Table 4. Status Register 2 Format

5:3	LB3-LB1	Write-Protect and Control Status	R/W	0	Non-Volatile	The LB bits are non-volatile One Time Program (OTP) bits in the Status Register (SR2 bits 5-3 respectively) that provide write protect control and status for the Security Registers. With the default state of these bits (0), the security registers are unlocked. Each of the LBx bits can be individually set to 1. Once LBx is set to 1 security register x becomes permanently locked.
2	SUS2	Suspend Status	R	0	Volatile	The SUS1 and SUS2 bits are read only bits in the Status Register (SR2 bits 2 and 7) that are set to 1 after executing an Erase/Program Suspend (75h) command (The Erase Suspend sets SUS1 to 1, and the Program Suspend sets SUS2 to 1). The SUS1 and SUS2 bits are cleared to 0 by Erase/Program Resume (7Ah) command as well as a power-down, power-up cycle.
1	QE	Quad Enable	R/W	0/1	Non-Volatile	The Quad Enable (QE) bit is a non-volatile Read/Write bit in the Status Register that allows Quad-SPI operations. When the QE bit is cleared to 0 (default for the AT25SF128A), the $\overline{\text{WP}}$ and $\overline{\text{HOLD}}$ pins are enabled. When the QE pin is set to 1 (default for the AT25QF128A), these pins become IO <sub>2</sub> and IO <sub>3</sub> respectively and are used as Quad SPI I/O signals. Note: The QE bit should never be set to 1 during standard SPI or Dual SPI operation if the $\overline{\text{WP}}$ or $\overline{\text{HOLD}}$ pins are connected directly to the power supply or ground. If these pins are connected to power or ground, software must first clear the QE bit.
0	SRP1	Status Register Protect 1	R/W	0	Non-Volatile	The Status Register Protect (SRP1 and SRP0) bits are non-volatile Read/Write bits in the status register. The SRP bits control the method of write protection: software protection, hardware protection, or power supply lock-down. See Table 7.

# Table 5. Status Register 3 Format

Bit #	Acronym	Name	Туре	Default	Volatile/ Non-Volatile	Description
7	Reserved		n/a	0	n/a	
6	DRV1	Output Driver Strength 1	R/W	1	Non-Volatile	The DRV1 and DRV0 bits are used to determine the output driver strength for data transmitted by the Flash as part of any
5	DRV0	Output Driver Strength 0	R/W	0	Non-Volatile	, , , , , , , , , , , , , , , , , , , ,
4:0	Reserved		n/a	0	n/a	

## Table 6. DRV1 / DRV0 Bit Encoding

DRV1, DRV0	Driver Strength
00	100%(default)
01	75%
10	50%
11	25%

# 7.1 Status Register Protect Table

The Status Register Protect (SRP1 and SRP0) bit are non-volatile Read/Write bits in the Status Register. The SRP bits control the method of write protection: software protection, hardware protection, power supply lock-down or one time programmable protection.

**Table 7. Status Register Protection** 

SRP1	SRP0	WP	Status Register	Description
0	0	Х	Software Protected	The Status Register can be written to after a Write Enable command, WEL = 1 (Factory Default).
0	1	0	Hardware Protected	WP = 0, the Status Register locked and cannot be written.
0	1	1	Hardware Unprotected	WP = 1, the Status Register is unlocked and can be written to after a Write Enable command, WEL = 1.
1	0	Х	Power Supply Lock-Down <sup>(1)</sup>	Status Register is protected and cannot be written to again until the next Power-Down, Power-Up cycle.
1	1	Х		Not allowed.

<sup>1.</sup> When SRP1, SRP0 = (1, 0), a Power-Down, Power-Up cycle will change SRP1, SRP0 to (0, 0) state.

## 7.2 Write Protect Features

- 1. Software Protection: The Block Protect (BP4, BP3, BP2, BP1, BP0) bits define the section of the memory array that can be read but not change.
- 2. Hardware Protection: WP going low to protected the writable bits of Status Register.
- 3. Deep Power-Down: In Deep Power-Down mode, all commands are ignored except the *Release from Deep Power-Down Mode* command.
- 4. Write Enable: The Write Enable command is set the Write Enable Latch (WEL) bit. The WEL bit is reset under any of the following conditions:
  - Power -up
  - Write Disable
  - Write Status Register
  - Page Program
  - Block Erase/Chip Erase
  - Software Reset

# 7.3 Status Register Memory Protection

Table 8 and Table 9 detail the Status Register memory protection for the AT25SF128A/AT25QF128A.

Table 8. AT25SF128A/AT25QF128A Status Register Memory Protection (CMP = 0)

Status Register Content					Protected Memory		
BP4	BP3	BP2	BP1	BP0	Addresses	Addresses Size	
Х	Х	0	0	0	NONE	NONE	NONE
0	0	0	0	1	FC0000h - FFFFFFh	256 kB	Upper 1/64
0	0	0	1	0	F80000h - FFFFFFh	512 kB	Upper 1/32
0	0	0	1	1	F00000h - FFFFFFh	1 MB	Upper 1/16
0	0	1	0	0	E00000h - FFFFFFh	2 MB	Upper 1/8
0	0	1	0	1	C00000h - FFFFFFh	4 MB	Upper 1/4
0	0	1	1	0	800000h - FFFFFFh	8 MB	Upper 1/2
0	1	0	0	1	000000h - 03FFFFh	256 kB	Lower 1/64
0	1	0	1	0	000000h - 07FFFFh	512 kB	Lower 1/32
0	1	0	1	1	000000h - 0FFFFFh	1 MB	Lower 1/16
0	1	1	0	0	000000h - 1FFFFFh	2 MB	Lower 1/8
0	1	1	0	1	000000h - 3FFFFFh	4 MB	Lower 1/4
0	1	1	1	0	000000h - 7FFFFh	8 MB	Lower 1/2
Х	Х	1	1	1	000000h - FFFFFFh	16 MB	ALL
1	0	0	0	1	FFF000h - FFFFFFh	4 kB	Upper 1/4096
1	0	0	1	0	FFE000h - FFFFFFh	8 kB	Upper 1/2048
1	0	0	1	1	FFC000h - FFFFFFh	16 kB	Upper 1/1024
1	0	1	0	Х	FF8000h - FFFFFFh	32 kB	Upper 1/512
1	0	1	1	0	FF8000h - FFFFFFh	32 kB	Upper 1/512
1	1	0	0	1	000000h - 000FFFh	4 kB	Lower 1/4096
1	1	0	1	0	000000h - 001FFFh	8 kB	Lower 1/2048
1	1	0	1	1	000000h - 003FFFh	16 kB	Lower 1/1024
1	1	1	0	Х	000000h - 007FFFh	32 kB	Lower 1/512
1	1	1	1	0	000000h - 007FFFh	32 kB	Lower 1/512

Table 9. AT25SF128A/AT25QF128A Status Register Memory Protection (CMP = 1)

	Status	Register	Content		Protected Memory		
BP4	ВР3	BP2	BP1	BP0	Addresses	Addresses Size	
Х	Х	0	0	0	000000h - FFFFFFh	ALL	ALL
0	0	0	0	1	000000h - FBFFFFh	16128 kB	Lower 63/64
0	0	0	1	0	000000h - F7FFFFh	15872 kB	Lower 31/32
0	0	0	1	1	000000h - EFFFFFh	15 MB	Lower 15/16
0	0	1	0	0	000000h - DFFFFFh	14 MB	Lower 7/8
0	0	1	0	1	000000h - BFFFFFh	12 MB	Lower 3/4
0	0	1	1	0	000000h - 7FFFFFh	8 MB	Lower 1/2
0	1	0	0	1	040000h - FFFFFFh	16,128 kB	Upper 63/64
0	1	0	1	0	080000h - FFFFFFh	15,872 kB	Upper 31/32
0	1	0	1	1	100000h - FFFFFFh	15 MB	Upper 15/16
0	1	1	0	0	200000h - FFFFFFh	14 MB	Upper 7/8
0	1	1	0	1	400000h - FFFFFFh	12 MB	Upper 3/4
0	1	1	1	0	800000h - FFFFFFh	8 MB	Upper 1/2
Χ	Х	1	1	1	NONE	NONE	NONE
1	0	0	0	1	000000h - FFEFFFh	16380 kB	Lower 4095/4096
1	0	0	1	0	000000h - FFDFFFh	16376 kB	Lower 2047/2048
1	0	0	1	1	000000h - FFBFFFh	16368 kB	Lower 1023/1024
1	0	1	0	Х	000000h - FF7FFFh	16352 kB	Lower 511/512
1	0	1	1	0	000000h - FF7FFFh	16352 kB	Lower 511/512
1	1	0	0	1	001000h - FFFFFFh	16380 kB	Upper 4095/4096
1	1	0	1	0	002000h - FFFFFFh	16376 kB	Upper 2047/2048
1	1	0	1	1	004000h - FFFFFFh	16368 kB	Upper 1023/1024
1	1	1	0	Х	008000h - FFFFFFh	16352 kB	Upper 511/512
1	1	1	1	0	008000h - FFFFFFh	16352 kB	Upper 511/512

# 8. Device Identification

Three legacy Commands are supported to access device identification that can indicate the manufacturer, device type, and capacity (density). The returned data bytes provide the information shown in Table 10.

Table 10. AT25SF128A/AT25QF128A ID Definition

Operating Code	M7-M0	ID15-ID8	ID7-ID0
9Fh	1Fh	89h	01h
90h/92h/94h	1Fh		17h
ABh			17h

# 9. Command Descriptions

All commands, addresses and data are shifted in and out of the device, beginning with the most significant bit on the first rising edge of SCK after  $\overline{CS}$  is driven low. Then, the one byte command code must be shifted in to the device, most significant bit first on SI, each bit being latched on the rising edges of SCK.

See Table 11, every command sequence starts with a one-byte command code. Depending on the command, this might be followed by address bytes, data bytes, both, or none. The  $\overline{CS}$  pin must be driven high after the last bit of the command sequence has been shifted in.

For the Read, Fast Read, Read Status Register, Release from Deep Power-Down, and Read Device ID commands, the shifted-in command sequence is followed by a data out sequence. The  $\overline{\text{CS}}$  pin can be driven high after any bit of the data-out sequence is being shifted out.

For the command of Page Program, Block Erase, Chip Erase, Write Status Register, Write Enable, Write Disable or Deep Power-Down command,  $\overline{CS}$  must be driven high exactly at a byte boundary, otherwise the command is rejected, and is not executed. That is  $\overline{CS}$  must driven high when the number of clock pulses after  $\overline{CS}$  being driven low is an exact multiple of eight. For Page Program, if at any time the input byte is not a full byte, nothing will happen and WEL will not be reset.

**Table 11. Command Set** 

Command Name	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	N-Bytes
Write Enable	06h						
Write Disable	04h						
Read Status Register-1	05h	(SR1 bits 7-0)					continuous
Read Status Register-2	35h	(SR2 bits 7-0)					continuous
Read Status Register-3	15h	(SR3 bits 7-0)					continuous
Write Enable for Volatile Status Register	50h						
Write Status Register-1	01h	(SR1 bits 7-0)					
Write Status Register-2	31h	(SR2 bits 7-0)					
Write Status Register-3	11h	(SR3 bits 7-0)					
Read Data	03h	A23 - A16	A15 - A8	A7 - A0	(D7 - D0)	Next byte	continuous
Fast Read	0Bh	A23 - A16	A15 - A8	A7 - A0	dummy	(D7 - D0)	continuous
Dual Output Fast Read	3Bh	A23 - A16	A15 - A8	A7 - A0	dummy	(D7 - D0) <sup>(1)</sup>	continuous
Dual I/O Fast Read	BBh	A23 - A8 <sup>(2)</sup>	A7 - A0 M7 - M0 <sup>(2)</sup>	(D7 - D0) <sup>(1)</sup>	Next byte	Next byte	continuous
Quad Output Fast Read	6Bh	A23 - A16	A15 - A8	A7 - A0	dummy	(D7 - D0) <sup>(3)</sup>	continuous
Quad I/O Fast Read	EBh	A23 - A0 M7 - M0 <sup>(4)</sup>	dummy <sup>(5)</sup>	(D7 - D0) <sup>(3)</sup>	Next byte	Next byte	continuous
Quad I/O Word Fast Read <sup>(7)</sup>	E7h	A23 - A0 M7 - M0 <sup>(4)</sup>	dummy <sup>(6)</sup>	(D7 - D0) <sup>(3)</sup>	Next byte	Next byte	continuous
Page Program	02h/F2h	A23 - A16	A15 - A8	A7 - A0	(D7 - D0)	Next byte	continuous
Quad Page Program	32h	A23 - A16	A15 - A8	A7 - A0	(D7 - D0) <sup>(3)</sup>	Next byte	continuous
Block Erase (4 K)	20h	A23 - A16	A15 - A8	A7 - A0			
Block Erase (32 K)	52h	A23 - A16	A15 - A8	A7 - A0			
Block Erase (64 K)	D8h	A23 - A16	A15 - A8	A7 - A0			
Chip Erase	C7h/60h						
Enable Reset	66h						
Reset	99h						
Set Burst with Wrap	77h	dummy <sup>(6)</sup> W7 - W0					
Program/Erase Suspend	75h						

	Table 11.	Command S	Set (	(continued)	)
--	-----------	-----------	-------	-------------	---

Command Name	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	N-Bytes
Program/Erase Resume	7Ah						
Deep Power-Down	B9h						
Release From Deep Power- Down, And Read Device ID	ABh	dummy	dummy	dummy	(ID7 - ID0)		continuous
Release From Deep Power- Down	ABh						
Manufacturer/ Device ID	90h	dummy	dummy	00H	(MID7 - MID0)	(ID7 - ID0)	continuous
Manufacturer/ Device ID by Dual I/O	92h	A23 - A8	A7 - A0, dummy	(MID7 - MID0), (DID7 -DID0)			continuous
Manufacturer/ Device ID by Quad I/O	94h	A23 - A0, dummy	dummy <sup>(10)</sup> (MID7 - MID0) (DID7 - DID0)				continuous
JEDEC ID	9Fh	MID7 - MID0	ID15 - ID8	ID7-ID0			continuous
Read Unique ID Number	4Bh	dummy	dummy	dummy	dummy	(ID7 - ID0)	continuous
Read Serial Flash Discoverable Parameter	5Ah	A23 - A16	A15 - A8	A7-A0	Dummy	D7 - D0	continuous
Erase Security Registers <sup>(8)</sup>	44h	A23 - A16	A15 - A8	A7-A0			
Program Security Registers <sup>(8)</sup>	42h	A23 - A16	A15 - A8	A7-A0	(D7 - D0)	(D7 - D0)	continuous
Read Security Registers <sup>(8)</sup>	48h	A23 - A16	A15 - A8	A7-A0	dummy	(D7 - D0)	continuous

1. Dual Output data

 $IO_0 = (D6, D4, D2, D0)$ 

 $IO_1 = (D7, D5, D3, D1)$ 

2. Dual Input Address

IO<sub>0</sub> = A22, A20, A18, A16, A14, A12, A10, A8, A6, A4, A2, A0, M6, M4, M2, M0 IO<sub>1</sub> = A23, A21, A19, A17, A15, A13, A11, A9, A7, A5, A3, A1, M7, M5, M3,M1

3. Quad Output Data

 $IO_0 = (D4, D0,....)$ 

 $IO_1 = (D5, D1,....)$ 

IO<sub>2</sub> = (D6, D2,....)

 $IO_3 = (D7, D3,....)$ 

4. Quad Input Address

IO<sub>0</sub> = A20, A16, A12, A8, A4, A0, M4, M0

IO<sub>1</sub> = A21, A17, A13, A9, A5, A1, M5, M1

IO<sub>2</sub> = A22, A18, A14, A10, A6, A2, M6, M2

IO<sub>3</sub> = A23, A19, A15, A11, A7, A3, M7, M3

5. Fast Read Quad I/O Data

 $IO_0 = (x, x, x, x, D4, D0,...)$ 

 $IO_1 = (x, x, x, x, D5, D1,...)$ 

 $IO_2 = (x, x, x, x, D6, D2,...)$ 

 $IO_3 = (x, x, x, x, D7, D3,...)$ 

6. Fast Word Read Quad I/O Data

 $IO_0 = (x, x, D4, D0,...)$ 

 $IO_1 = (x, x, D5, D1,...)$ 

 $IO_2 = (x, x, D6, D2,...)$ 

 $IO_3 = (x, x, D7, D3,...)$ 

- 7. Fast Word Read Quad I/O Data: the lowest address bit must be 0.
- 8. Security Registers Address:

Security Register 1: A23 - A16 = 00h, A15 - A8 = 00010000b, A7 - A0 = Byte Address;

Security Register 2: A23 - A16 = 00h, A15 - A8 = 00100000b, A7 - A0 = Byte Address;

Security Register 3: A23 - A16 = 00h, A15 - A8 = 00110000b, A7 - A0 = Byte Address;

9. Dummy bits and Wraps Bits

 $IO_0 = (x, x, x, x, x, x, w4, x)$ 

 $IO_1 = (x, x, x, x, x, x, w5, x)$ 

```
IO_2 = (x, x, x, x, x, x, w6, x)

IO_3 = (x, x, x, x, x, x, x, x)
```

10. Address, continuous Read Mode bits, Dummy bits, Manufacture ID and Device ID

IO<sub>0</sub> = (A20, A16, A12, A8, A4, A0, M4, M0, x, x, x, x, MID4, MID0, DID4, DID0)

IO<sub>1</sub> = (A21, A17, A13, A9, A5, A1, M5, M1, x, x, x, x, MID5, MID1, DID5, DID1)

IO<sub>2</sub> = (A22, A18, A14, A10, A6, A2, M6, M2, x, x, x, x, MID6, MID2, DID6, DID2)

IO<sub>3</sub> = (A23, A19, A15, A11, A7, A3, M7, M3, x, x, x, x, MID7, MID3, DID7, DID3)

# 9.1 Configuration and Status Commands

## 9.1.1 Write Enable (06h)

The Write Enable command is for setting the Write Enable Latch (WEL) bit. The WEL bit must be set before every Page Program, Block Erase, Chip Erase, Write Status Register, and Erase/Program Security Registers command.

The Write Enable command sequence:  $\overline{\text{CS}}$  goes low sending the Write Enable command  $\overline{\text{CS}}$  goes high.




Figure 3. Write Enable Sequence Diagram

### 9.1.2 Write Disable (04h)

The Write Disable command is for resetting the Write Enable Latch bit. The Write Disable command sequence:  $\overline{CS}$  goes low  $\rightarrow$  sending the Write Disable command  $\rightarrow \overline{CS}$  goes high. The WEL bit is reset by following condition: Power-up and upon completion of the *Write Status Register*, *Page Program*, *Block Erase*, *Chip Erase*, *Erase/Program Security Registers*, and *Reset* commands.




Figure 4. Write Disable Sequence Diagram

## 9.1.3 Read Status Register (05h or 35h or 15h)

The Read Status Register (RDSR) command is for reading the Status Register. The Status Register may be read at any time, even while a Program, Erase or Write Status Register cycle is in progress. When one of these cycles is in progress, it is recommended to check the RDY/BSY bit before sending a new command to the device. It is also possible to read the Status Register continuously. For command code 05h, the SO outputs all Status Register 1 bits. For command code 15h, the SO outputs all Status Register 3 bits.

Figure 5 shows a Read Status Register operation for Status Register 1 (05h). The Read Status Register 2 and 3 operations are similar, but with a different opcode in the first eight clocks.




Figure 5. Read Status Register Sequence Diagram

### 9.1.4 Write Status Register (01h or 31h or 11h)

The Write Status Register command allows new values to be written to the Status Register. Before it can be accepted, a Write Enable command must previously have been executed. After the Write Enable command has been decoded and executed, the device sets the Write Enable Latch (WEL).

The Write Status Register command has no effect on Status Register 3 bits 7, 4, 3, 2, 1, and 0, Status Register 2 bit 7, and Status Register 1 bits 0 and 1.  $\overline{CS}$  must be driven high after the eighth bit of the data byte has been latched in. If not, the Write Status Register command is not executed. As soon as  $\overline{CS}$  is driven high, the self-timed Write Status Register cycle (whose duration is  $t_W$ ) is initiated. While the Write Status Register cycle is in progress, the Status Register may still be read to check the value of the RDY/BSY bit. This bit is 1 during the self-timed Write Status Register cycle, and is 0 when it is completed. When the cycle is completed, the WEL bit is reset.

The Write Status Register command allows the user to change the values of the Block Protect (BP4, BP3, BP2, BP1, BP0) bits, to define the size of the area that is to be treated as read-only. The Write Status Register command also allows the user to set or reset the Status Register Protect (SRP1 and SRP0) bits in accordance with the Write Protect (WP) signal. The Status Register Protect (SRP1 and SRP0) bits and Write Protect (WP) signal allow the device to be put in the Hardware Protected Mode. The Write Status Register command is not executed once the Hardware Protected Mode is entered.

Figure 6 shows a Write Status Register operation for Status Register 1 (01h). The Write Status Register 2 and 3 operations would be the same, but with a different opcode in the first eight clocks.




Figure 6. Write Status Register Sequence Diagram

### 9.1.5 Write Enable for Volatile Status Register (50h)

The non-volatile Status Register bits can also be written to as volatile bits. This gives more flexibility to change the system configuration and memory protection schemes quickly without waiting for the typical non-volatile bit write cycles or affecting the endurance of the Status Register non-volatile bits. The Write Enable for Volatile Status Register command does not set the Write Enable Latch bit, it is only valid for the Write Status Registers command to change the volatile Status Register bit values.




Figure 7. Write Enable for Volatile Status Register

### 9.2 Read Commands

## 9.2.1 Read Data (03h)

The Read Data command is followed by a 3-byte address (A23 - A0), each bit being latched-in during the rising edge of SCK. Then the memory content, at that address, is shifted out on SO, each bit being shifted out, at a Max frequency  $f_{C2}$ , during the falling edge of SCK. The address automatically increments to the next higher address after each byte of data is shifted out allowing for a continuous stream of data. This means that the entire memory can be accessed with a single command as long as the clock continues. The command is completed by driving  $\overline{CS}$  high. The whole memory can be read with a single Read Data Bytes (READ) command. Any *Read Data* command attempting to execute while an *Erase*, *Program* or *Write* cycle is in progress, is rejected without having any effects on the cycle that is in progress.




Figure 8. Read Data Bytes Sequence Diagram

### 9.2.2 Fast Read (0Bh)

The Read Data at Higher Speed (Fast Read) command is for quickly reading data out. It is followed by a 3-byte address (A23 - A0) and a dummy byte, each bit being latched-in during the rising edge of SCK. Then the memory content, at that address, is shifted out on SO, each bit being shifted out, at a Max frequency of  $f_{C4}$  during the falling edge of SCK. The first byte addressed can be at any location. The address automatically increments to the next higher address after each byte of data is shifted out.




Figure 9. Fast Read Sequence Diagram

## 9.2.3 Dual Output Fast Read (3Bh)

The Dual Output Fast Read command is followed by 3-byte address (A23 - A0) and a dummy byte, each bit being latched in during the rising edge of SCK, then the memory contents are shifted out 2-bit per clock cycle from  $IO_0$  and  $IO_1$ . The first byte addressed can be at any location. The address automatically increments to the next higher address after each byte of data is shifted out.




Figure 10. Dual Output Fast Read Sequence Diagram

## 9.2.4 Quad Output Fast Read (6Bh)

The Quad Output Fast Read command is followed by 3-byte address (A23 - A0) and a dummy byte, each bit being latched in during the rising edge of SCK, then the memory contents are shifted out 4-bit per clock cycle from  $IO_3$ ,  $IO_2$ ,  $IO_1$ , and  $IO_0$ . The first byte addressed can be at any location. The address automatically increments to the next higher address after each byte of data is shifted out.




Figure 11. Quad Output Fast Read Sequence Diagram

### 9.2.5 Dual I/O Fast Read (BBh)

The Dual I/O Fast Read command is similar to the Dual Output Fast Read command but with the capability to input the 3-byte address (A23 - 0) and a Continuous Read Mode byte 2-bits per clock by SI and SO, each bit being latched in during the rising edge of SCK, then the memory contents are shifted out two bits per clock cycle on the SI and SO pins. The first byte addressed can be at any location. The address automatically increments to the next higher address after each byte of data is shifted out.

#### **Dual I/O Fast Read with Continuous Read Mode**

The Dual I/O Fast Read command can further reduce command overhead through setting the Continuous Read Mode bits (M7 - 4) after the inputs 3-byte address A23 - A0).

If the Continuous Read Mode bits (M5:M4) do not equal (1,0), the next command requires the first BBh command code, thus returning to normal operation. A Continuous Read Mode Reset command can be used to reset (M5:M4) before issuing normal command. The command sequence is shown in the following Figure 12.

If the Continuous Read Mode bits (M5:M4) = (1, 0), then the next Dual I/O fast Read command (after CS is raised and then lowered) does not require the BBh command code. The command sequence is shown in the following Figure 13.




Figure 12. Dual I/O Fast Read Sequence Diagram (Initial command or previous (M5:4) ≠ (1,0))




Figure 13. Dual I/O Fast Read Sequence Diagram (Previous command set (M5:4) = (1,0))

### 9.2.6 Quad I/O Fast Read (EBh)

The Quad I/O Fast Read command is similar to the Dual I/O Fast Read command but with the capability to input the 3-byte address (A23-0) and a Continuous Read Mode byte and four dummy clocks, each bit being latched in during the rising edge of SCK, then the memory contents are shifted out four bits per clock cycle from IO<sub>0</sub>, IO<sub>1</sub>, IO<sub>2</sub>, IO<sub>3</sub>. The first byte addressed can be at any location. The address automatically increments to the next higher address after each byte of data is shifted out. The Quad Enable bit (QE) of Status Register must be set to enable for the Quad I/O Fast read command.

#### Quad I/O Fast Read with Continuous Read Mode

The Quad I/O Fast Read command can further reduce command overhead through setting the Continuous Read Mode bits (M7-0) after the input Address bits (A23-0).

If the Continuous Read Mode bits M5-4 do not equal to (1,0), the next command requires the first EBh command code, thus returning to normal operation. A Continuous Read Mode Reset command can also be used to reset (M5-4) before issuing normal command. The command sequence is shown in the followed Figure 14.

If the Continuous Read Mode bits (M5-4) = (1,0), then the next Fast Read Quad I/O command (after  $\overline{CS}$  is raised and then lowered) does not require the EBh command code. The command sequence is shown in the followed Figure 15.




Figure 14. Quad I/O Fast Read Sequence Diagram (Initial command or previous (M5-4)  $\neq$  (1,0))




Figure 15. Quad I/O Fast Read Sequence Diagram (Previous command set (M5-4) = (1,0))

#### Quad I/O Fast Read with 8/16/32/64-Byte Wrap Around

The Quad I/O Fast Read command can also be used to access a specific portion within a page by issuing a Set Burst with Wrap (77h) command before EBh. The Set Burst with Wrap (77h) command can either enable or disable the Wrap Around feature for the following EBh commands.

When Wrap Around is enabled, the data being accessed can be limited to either an 8, 16, 32 or 64-byte section of a 256-byte page. The output data starts at the initial address specified in the command, once it reaches the ending boundary of the 8/16/32/64-byte section, the output wraps around to the beginning boundary automatically until  $\overline{CS}$  is pulled high to terminate the command.

The Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and then fill the cache afterwards within a fixed length (8/16/32/64-byte) of data without issuing multiple read commands.

The Set Burst with Wrap command allows three Wrap Bits, W6-4 to be set. The W4 bit is used to enable or disable the Wrap Around operation while W6-5 are used to specify the length of the wrap around section within a page.

## 9.2.7 Quad I/O Word Fast Read (E7h)

The Quad I/O Word Fast Read command is similar to the Quad Fast Read command except that the lowest address bit (A0) must equal to 0 and 2 dummy clocks. The address automatically increments to the next higher address after each byte of data is shifted out. The Quad Enable bit (QE) of the Status Register (SR2 bit 1) must be set to enable for the Quad I/O Word Fast Read command.

#### Quad I/O Word Fast Read with Continuous Read Mode

The Quad I/O Word Fast Read command can further reduce command overhead through setting the Continuous Read Mode bits (M7-0) after the input 3-byte Address bits (A23-0).

If the Continuous Read Mode bits M5-4 do not equal to (1,0), the next command requires the first E7h command code, thus returning to normal operation. A Continuous Read Mode Reset command can also be used to reset (M5-4) before issuing normal command. The command sequence is shown in the followed Figure 16.

If the Continuous Read Mode bits (M5-4) = (1, 0), then the next Quad I/O Fast Read command (after  $\overline{CS}$  is raised and then lowered) does not require the E7h command code, the command sequence is shown in the followed Figure 17.




Figure 16. Quad I/O Word Fast Read Sequence Diagram (Initial command or previous (M5-4) ≠ (1,0))




Figure 17. Quad I/O Word Fast Read Sequence Diagram (Previous command set (M5-4) = (1,0))

#### Quad I/O Word Fast Read with 8/16/32/64-Byte Wrap Around in Standard SPI Mode

The Quad I/O Fast Read command can also be used to access a specific portion within a page by issuing a Set Burst with Wrap (77h) command before E7h. The Set Burst with Wrap (77h) command can either enable or disable the Wrap Around feature for the following E7h commands. When Wrap Around is enabled, the data being accessed can be limited to either an 8, 16, 32 or 64-byte section of a 256-byte page. The output data starts at the initial address specified in the command, once it reaches the ending boundary of the 8/16/32/64-byte section, the output will wrap around to the beginning boundary automatically until  $\overline{\text{CS}}$  is pulled high to terminate the command.

The Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and then fill the cache afterwards within a fixed length (8/16/32/64-byte) of data without issuing multiple read commands. The Set Burst with Wrap command allows three Wrap Bits, W6-4 to be set. The W4 bit is used to enable or disable the Wrap Around operation while W6-5 are used to specify the length of the wrap around section within a page.

### 9.2.8 Set Burst with Wrap (77h)

The Set Burst with Wrap command is used in conjunction with Quad I/O Fast Read and Quad I/O Word Fast Read command to access a fixed length of 8/16/32/64-byte section within a 256-byte page in standard SPI mode. The Set Burst with Wrap command sequence is as follows:  $\overline{CS}$  goes low  $\rightarrow$  Send Set Burst with Wrap command  $\rightarrow$  Send 24 Dummy bits  $\rightarrow$  Send 8 Wrap bits  $\rightarrow$   $\overline{CS}$  goes high.

If W6-4 is set by a Set Burst with Wrap command, all the following Fast Read Quad I/O and Word Read Quad I/O commands will use the W6-4 setting to access the 8/16/32/64-byte section within any page. To exit the Wrap Around function and return to normal read operation, another Set Burst with Wrap command should be issued to set W4 = 1. The default value of W4 upon power on is 1.

W6, W5	W4	1 = 0	W4 = 1 (Default)		
	Wrap Around	Wrap Length	Wrap Around	Wrap Length	
0 0	Yes	8-byte	No	N/A	
0 1	Yes	16-byte	No	N/A	
1 0	Yes	32-byte	No	N/A	
1 1	Yes	64-byte	No	N/A	

Table 12. Set Burst with Wrap




Figure 18. Set Burst with Wrap Sequence Diagram

# 9.3 ID and Security Commands

## 9.3.1 Read Manufacture ID/ Device ID (90h)

The Read Manufacturer/Device ID command is an alternative to the Release from Power-Down/Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID.

The command is initiated by driving the  $\overline{\text{CS}}$  pin low and shifting the command code 90h followed by a 24-bit address (A23-A0) of 000000h. If the 24-bit address is initially set to 000001h, the Device ID will be read first.




Figure 19. Read Manufacture ID/ Device ID Sequence Diagram

## 9.3.2 Dual I/O Read Manufacture ID/ Device ID (92h)

The Dual I/O Read Manufacturer/Device ID command provides both the JEDEC assigned Manufacturer ID and the specific Device ID in Dual I/O format.

The command is initiated by driving the  $\overline{\text{CS}}$  pin low and shifting the command code 92h followed by a 24-bit address (A23 - A0) of 000000h or 000001h. This is followed by four dummy cycles. If the 24-bit address is set to 000001h, the Device ID is read first, before the Manufacturer ID.




Figure 20. Dual I/O Read Manufacture ID/ Device ID Sequence Diagram

## 9.3.3 Quad I/O Read Manufacture ID/ Device ID (94h)

The Quad I/O Read Manufacturer/Device ID command provides both the JEDEC assigned Manufacturer ID and the specific Device ID in quad I/O format.

The command is initiated by driving the  $\overline{CS}$  pin low and shifting the command code 94h followed by a 24-bit address (A23 - A0) of 000000h or 000001h. This is followed by six dummy cycles. If the 24-bit address is set to 000001h, the Device ID is read out first before the Manufacturer ID.

Note: QE bit must be set to 1 before this command is sent.




Figure 21. Quad I/O Read Manufacture ID / Device ID Sequence Diagram

## 9.3.4 Read JEDEC ID (9Fh)

The JEDEC ID command allows the 8-bit manufacturer identification to be read, followed by two bytes of device identification.

The device is first selected by driving  $\overline{CS}$  to low. Then, the 8-bit command code for the command is shifted in. This is followed by the 24-bit device identification, stored in the memory, being shifted out on Serial Data Output, each bit being shifted out during the falling edge of Serial Clock. The JEDEC ID command is terminated by driving  $\overline{CS}$  to high at any time during data output. When  $\overline{CS}$  is driven high, the device is put in the Standby Mode. Once in the Standby Mode, the device waits to be selected, so that it can receive, decode and execute commands.




Figure 22. JEDEC ID Sequence Diagram

## 9.3.5 Read Unique ID Number (4Bh)

The Read Unique ID Number command accesses a factory-set read-only 64-bit number that is unique to each AT25SF128A/AT25QF128A device. The ID number can be used in conjunction with user software methods to help prevent copying or cloning of a system. The Read Unique ID command is initiated by driving the  $\overline{CS}$  pin low and shifting the command code 4Bh, followed by a four bytes of dummy clocks. After which, the 64-bit ID is shifted out on the falling edge of SCK as shown in Figure 23.




Figure 23. Read Unique ID Sequence Diagram

## 9.3.6 Deep Power-Down (B9h)

Although the standby current during normal operation is relatively low, standby current can be further reduced with the Deep Power-down command. The lower power consumption makes the Deep Power-down (DPD) command especially useful for battery powered applications (see  $I_{CC1}$  and  $I_{CC2}$ ). The command is initiated by driving the  $\overline{CS}$  pin low and shifting the command code B9h as shown in Figure 24.

The  $\overline{\text{CS}}$  pin must be driven high after the eighth bit has been latched. If this is not done the Deep Power-down command is not executed. After  $\overline{\text{CS}}$  is driven high, the power-down state is entered within the time duration of  $t_{DP}$ . While in the power-down state only the Release from Deep Power-down / Device ID command, which restores the device to normal operation, will be recognized. All other Commands are ignored. This includes the Read Status Register command, which is always available during normal operation. Ignoring all but one command also makes the Power-Down state a useful condition for securing maximum write protection. The device always powers-up in the normal operation with the standby current of  $I_{CC1}$ .




Figure 24. Deep Power-Down Sequence Diagram

## 9.3.7 Release from Deep Power-Down/Read Device ID (ABh)

The Release from Power-Down or Device ID command is a multi-purpose command. It can be used to release the device from the Power-Down state or obtain the devices electronic identification (ID) number.

To release the device from the Power-Down state, the command is issued by driving the CS pin low, shifting the command code ABh and driving  $\overline{\text{CS}}$  high Release from Power-Down will take the time duration of  $t_{RES1}$  (See Section 10.8) before the device resumes normal operation and other command are accepted. The  $\overline{\text{CS}}$  pin must remain high during the  $t_{RES1}$  time duration.

When used only to obtain the Device ID while not in the Power-Down state, the command is initiated by driving the  $\overline{\text{CS}}$  pin low and shifting the command code ABh followed by 3-dummy byte. The Device ID bits are then shifted out on the falling edge of SCK with most significant bit (MSB) first as shown in Figure 25. The Device ID value for the AT25SF128A/AT25QF128A is listed in Manufacturer and Device Identification table. The Device ID can be read continuously. The command is completed by driving  $\overline{\text{CS}}$  high.

When used to release the device from the Power-Down state and obtain the Device ID, the command is the same as previously described, and shown in Figure 26, except that after  $\overline{CS}$  is driven high it must remain high for a time duration of  $t_{RES2}$  (See Section 10.8). After this time duration the device resumes normal operation and other commands are accepted. If the Release from Power-Down/Device ID command is issued while an Erase, Program or Write cycle is in process (when RDY/BSY = 1) the command is ignored and does not effect the current cycle.




Figure 25. Release Power-Down Sequence Diagram




Figure 26. Release Power-Down/Read Device ID Sequence Diagram

## 9.3.8 Read Security Registers (48h)

The Read Security Registers command is similar to Fast Read command. The command is followed by a 3-byte address (A23 - A0) and a dummy byte, each bit being latched-in during the rising edge of SCK. Then the memory content, at that address, is shifted out on SO, each bit being shifted out, at a Max frequency  $f_C$ , during the falling edge of SCK. The first byte addressed can be at any location. The address automatically increments to the next higher address after each byte of data is shifted out. Once the A7 - A0 address reaches the last byte of the register (Byte FFh), it resets to 000h, the command is completed by driving  $\overline{CS}$  high.

Address	A23-A16	A15-A12	A11-A8	A7-A0
Security Registers 1	00h	0001	0000	Byte Address
Security Registers 2	00h	0010	0000	Byte Address
Security Registers 3	00h	0011	0000	Byte Address

**Table 13. Read Security Registers** 




Figure 27. Read Security Registers Command Sequence Diagram

### 9.3.9 Erase Security Registers (44h)

The AT25SF128A/AT25QF128A provides three 256-byte Security Registers which can be erased and programmed individually. These registers may be used by the system manufacturers to store security and other important information separately from the main memory array.

The Erase Security Registers command is similar to the Block Erase command. A Write Enable command must previously have been executed to set the Write Enable Latch bit.

The Erase Security Registers command sequence:  $\overline{CS}$  goes low  $\rightarrow$  sending Erase Security Registers command  $\rightarrow \overline{CS}$  goes high.  $\overline{CS}$  must be driven high after the eighth bit of the command code has been latched in otherwise the Erase Security Registers command is not executed. As soon as  $\overline{CS}$  is driven high, the self-timed Erase Security Registers cycle (whose duration is  $t_{SE}$ ) is initiated. While the Erase Security Registers cycle is in progress, the Status Register may be read to check the value of the RDY/BSY bit. The RDY/BSY bit is 1 during the self-timed Erase Security Registers cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch bit is reset. The Security Registers Lock Bit (LB) in the Status Register can be used to OTP protect the security registers. Once the LB bit is set to 1, the Security Registers are permanently locked; the Erase Security Registers command is ignored.

Address	A23 - A16	A15 - A12	A11 - A8	A7 - A0
Security Registers 1	00h	0001	0000	Byte Address
Security Registers 2	00h	0010	0000	Byte Address
Security Registers 3	00h	0011	0000	Byte Address

**Table 14. Erase Security Registers** 




Figure 28. Erase Security Registers Command Sequence Diagram

#### 9.3.10 Program Security Registers (42h)

The Program Security Registers command is similar to the Page Program command. It allows from 1 to 256 bytes Security Registers data to be programmed. A Write Enable command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Program Security Registers command.

The Program Security Registers command is entered by driving  $\overline{CS}$  low, followed by the command code (42h), a 3-byte address and at least one data byte on the SI pin. As soon as  $\overline{CS}$  is driven high, the self-timed Program Security Registers cycle (whose duration is  $t_{PP}$ ) is initiated. While the Program Security Registers cycle is in progress, the Status Register may be read to check the value of the RDY/BSY bit. The RDY/BSY bit is 1 during the self-timed Program Security Registers cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the WEL bit is reset.

If the Security Registers Lock Bit (LB3/LB2/LB1) bits are set to 1, the Security Registers are permanently locked. The Program Security Registers command is ignored.

Address	A23 - A16	A15 - A12	A11 - A8	A7 - A0
Security Registers 1	00h	0001	0000	Byte Address
Security Registers 2	00h	0010	0000	Byte Address
Security Registers 3	00h	0011	0000	Byte Address

**Table 15. Program Security Registers** 




Figure 29. Program Security Registers Command Sequence Diagram

#### 9.3.11 Enable Reset (66h) and Reset Device (99h)

Because of the small package and the limitation on the number of pins, the AT25SF128A/AT25QF128A provides a software Reset command instead of a dedicated RESET pin. Once the software Reset command is accepted, any on-going internal operations are terminated and the device returns to its default power-on state and loses all of the current volatile settings, such as Volatile Status Register bits, Write Enable Latch (WEL) status, Program/Erase Suspend status, Continuous Read Mode bit setting (M7-M0) and Wrap Bit setting (W6-W4).

To avoid accidental reset, both Enable Reset (66h) and Reset (99h) commands must be issued in sequence. Any other commands other than Reset (99h) after the Enable Reset (66h) command will disable the Reset Enable state. A new sequence of Enable Reset (66h) and Reset (99h) is needed to reset the device. Once the Reset command is accepted by the device, the device takes approximately 30 µs to reset. During this period, no commands are accepted.

The Enable Reset (66h) and Reset (99h) command sequence is shown in Figure 30.

Data corruption may happen if there is an on-going or suspended internal Erase or Program operation when Reset command sequence is accepted by the device. It is recommended to check the BUSY bit and the SUS bit in Status Register before issuing the Reset command sequence.




Figure 30. Enable Reset (66h) and Reset (99h) Command Sequence

#### 9.4 Program and Erase Commands

#### 9.4.1 Page Program (02h or F2h)

The Page Program command is for programming the memory. A Write Enable command must previously have been executed to set the Write Enable Latch bit before sending the Page Program command.

The Page Program command is entered by driving  $\overline{\text{CS}}$  Low, followed by the command code, 3-byte address and at least one data byte on SI. If the 8 least significant address bits (A7 - A0) are not all zero, all transmitted data that goes beyond the end of the current page are programmed from the start address of the same page (from the address whose 8 least significant bits (A7 - A0) are all zero).  $\overline{\text{CS}}$  must be driven low for the entire duration of the sequence. The Page Program command sequence:  $\overline{\text{CS}}$  goes low  $\rightarrow$  sending Page Program command  $\rightarrow$  3-byte address on SI  $\rightarrow$  at least 1 byte of data on SI  $\rightarrow$   $\overline{\text{CS}}$  goes high.

If more than 256 bytes are sent to the device, previously latched data are discarded and the last 256 data bytes are guaranteed to be programmed correctly within the same page. If less than 256 data bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other bytes of the same page.  $\overline{\text{CS}}$  must be driven high after the eighth bit of the last data byte has been latched in; otherwise the Page Program command is not executed.

As soon as  $\overline{\text{CS}}$  is driven high, the self-timed Page Program cycle (whose duration is  $t_{PP}$ ) is initiated. While the Page Program cycle is in progress, the Status Register may be read to check the value of the RDY/BSY bit. The RDY/BSY bit is 1 during the self-timed Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Page Program command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1, BP0) bits is not executed.




Figure 31. Page Program Sequence Diagram

#### 9.4.2 Quad Page Program (32h)

The Quad Page Program command is for programming the memory using for pins:  $IO_0$ ,  $IO_1$ ,  $IO_2$ , and  $IO_3$ . To use Quad Page Program the Quad Enable (QE) bit in the Status register must be set (QE = 1). A Write Enable command must previously have been executed to set the Write Enable Latch bit before sending the Page Program command. The Quad Page Program command is entered by driving  $\overline{CS}$  low, followed by the command code (32h), three address bytes and at least one data byte on IO pins.

The command sequence is shown in Figure 32. If more than 256 bytes are sent to the device, previously latched data are discarded and the last 256 data bytes are guaranteed to be programmed correctly within the same page. If less than 256 data bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other bytes of the same page.  $\overline{\text{CS}}$  must be driven high after the eighth bit of the last data byte has been latched in; otherwise the Quad Page Program command is not executed.

As soon as  $\overline{\text{CS}}$  is driven high, the self-timed Quad Page Program cycle (whose duration is  $t_{PP}$ ) is initiated. While the Quad Page Program cycle is in progress, the Status Register may be read to check the value of the RDY/BSY bit. The RDY/BSY bit is 1 during the self-timed Quad Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch bit is reset.A Quad Page Program command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1, BP0) bits is not executed.




Figure 32. Quad Page Program Sequence Diagram

#### 9.4.3 4 kB Block Erase (20h)

The 4 kB Block Erase command is for erasing the all data of the chosen 4 kB Block. A Write Enable command must previously have been executed to set the Write Enable Latch bit. The 4 Kb Block Erase command is entered by driving  $\overline{CS}$  low, followed by the command code, and 3-address byte on SI. Any address inside the 4 kB Block is a valid address for the 4 Kb Block Erase command.  $\overline{CS}$  must be driven low for the entire duration of the sequence.

The 4 Kb Block Erase command sequence:  $\overline{CS}$  goes low  $\rightarrow$  sending 4 Kb Block Erase command  $\rightarrow$  3-byte address on SI  $\rightarrow$   $\overline{CS}$  goes high.  $\overline{CS}$  must be driven high after the eighth bit of the last address byte has been latched in; otherwise the 4 kB Block Erase command is not executed. As soon as  $\overline{CS}$  is driven high, the self-timed 4 kB Block Erase cycle (whose duration is  $t_{SE}$ ) is initiated. While the 4 kB Block Erase cycle is in progress, the Status Register may be read to check the value of the RDY/BSY bit. The RDY/BSY bit is 1 during the self-timed 4 kB Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 4 kB Block Erase command applied to a kB which is protected by the Block Protect (BP4, BP3, BP2, BP1, BP0) bits is not executed.




Figure 33. 4 kB Block Erase Sequence Diagram

#### 9.4.4 32 kB Block Erase (52h)

The 32 kB Block Erase command is for erasing all data of a chosen block. A Write Enable command must have been previously executed to set the WEL bit. The 32 kB Block Erase command is entered by driving  $\overline{CS}$  low, followed by the command code, and 3-byte address on SI. Any address inside the block is a valid address for the 32 kB Block Erase command.  $\overline{CS}$  must be driven low for the entire duration of the sequence.

The 32 kB Block Erase command sequence:  $\overline{CS}$  goes low  $\rightarrow$  sending 32 kB Block Erase command  $\rightarrow$  3-byte address on SI  $\rightarrow$   $\overline{CS}$  goes high.  $\overline{CS}$  must be driven high after the eighth bit of the last address byte has been latched in; otherwise the 32 kB Block Erase command is not executed.

As soon as  $\overline{\text{CS}}$  is driven high, the self-timed Block Erase cycle (whose duration is  $t_{\text{BE}}$ ) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the RDY/BSY bit. The RDY/BSY bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 32 kB Block Erase command applied to a block which is protected by the Block Protect (BP4, BP3, BP2, BP1, BP0) bits is not executed.




Figure 34. 32 kB Block Erase Sequence Diagram

#### 9.4.5 64 kB Block Erase (D8h)

The 64 kB Block Erase command is for erasing the all data of the chosen block. A Write Enable command must previously have been executed to set the WEL bit. The 64 kB Block Erase command is entered by driving  $\overline{CS}$  low, followed by the command code, and 3-byte address on SI. Any address inside the block is a valid address for the 64 kB Block Erase command.  $\overline{CS}$  must be driven low for the entire duration of the sequence.

The 64 kB Block Erase command sequence:  $\overline{CS}$  goes low sending 64 kB Block Erase command 3-byte address on SI  $\overline{CS}$  goes high.  $\overline{CS}$  must be driven high after the eighth bit of the last address byte has been latched in; otherwise the 64 kB Block Erase command is not executed. As soon as  $\overline{CS}$  is driven high, the self-timed Block Erase cycle (whose duration is  $t_{BF}$ ) is initiated.

While the Block Erase cycle is in progress, the Status Register may be read to check the value of the RDY/BSY bit. The RDY/BSY bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the WEL bit is reset. A 64 kB Block Erase command applied to a block which is protected by the Block Protect (BP4, BP3, BP2, BP1, BP0) bits is not executed.




Figure 35. 64 kB Block Erase Sequence Diagram

#### 9.4.6 Chip Erase (60/C7h)

The Chip Erase command sets all memory within the device to the erased state of all 1s (FFh). A Write Enable command must be executed before the device accepts the Chip Erase Command (Status Register bit WEL must equal 1). The command is initiated by driving the  $\overline{\text{CS}}$  pin low and shifting the command code C7h or 60h. The Chip Erase command sequence is shown in Figure 36.

The  $\overline{\text{CS}}$  pin must be driven high after the eighth bit has been latched. If this is not done the Chip Erase command is not executed. After  $\overline{\text{CS}}$  is driven high, the self-timed Chip Erase command commences for a time duration of  $t_{\text{CE}}$ . While the Chip Erase cycle is in progress, the Read Status Register command may still be accessed to check the status of the RDY/BSY bit.

The RDY/BSY bit is a 1 during the Chip Erase cycle and becomes a 0 when finished and the device is ready to accept other Commands again. After the Chip Erase cycle has finished the WEL bit in the Status Register is cleared to 0. The Chip Erase command is executed only if all Block Protect (BP2, BP1, and BP0) bits are 0. The Chip Erase command is ignored if one or more blocks are protected.




Figure 36. Chip Erase Sequence Diagram

#### 9.4.7 Erase / Program Suspend (75h)

The Erase/Program Suspend command allows the system to interrupt a Block Erase operation, then read from or program data to any other block. The Erase/Program Suspend command also allows the system to interrupt a Page Program operation and then read from any other page or erase any other block. The Erase/Program Suspend command sequence is shown in Figure 37.

The Write Status Registers command (01h) and Erase commands (20h, D8h, C7h, 60h, 44h) are not allowed during Erase Suspend. Erase Suspend is valid only during the Block erase operation. If written during the Chip Erase operation, the Erase Suspend command is ignored. The Write Status Registers command (01h), and Program commands (02h, 42h) are not allowed during Program Suspend. Program Suspend is valid only during the Page Program operation.




Figure 37. Erase/Program Suspend Command Sequence

Note: Repeated suspend/resume sequences might significantly impact progress of the erase or program operation. In order to ensure timely completion of the erase or program operation, it is recommended to limit the number of suspend/resume sequences during the same erase or program operation or, alternatively, provide sufficient time (up to 60 ms) after a resume operation to allow the erase or program operation to complete.

Note: See application note AN500 for operational guidance on implementing suspend and resume operations.

#### 9.4.8 Erase / Program Resume (7Ah)

The Erase/Program Resume command 7Ah must be written to resume the Block Erase operation or the Page Program operation after an Erase/Program Suspend. The Resume command 7Ah is accepted by the device only if the SUS bit in the Status Register equals to 1 and the RDY/BSY bit equals to 0.

After the Resume command is issued the SUS bit is cleared from 1 to 0 immediately, the RDY/BSY bit is set from 0 to 1 within 200 ns and the Block completes the erase operation or the page completes the program operation. If the SUS bit equals to 0 or the RDY/BSY bit equals to 1, the Resume command 7Ah is ignored by the device. The Erase/Program Resume command sequence is shown in Figure 38.




Figure 38. Erase/Program Resume Command Sequence

#### 9.4.9 Read Serial Flash Discoverable Parameter (5Ah)

The Serial Flash Discoverable Parameter (SFDP) standard provides a consistent method of describing the functional and feature capabilities of serial Flash devices in a standard set of internal parameter tables. These parameter tables can be interrogated by host system software to enable adjustments needed to accommodate divergent features from multiple vendors. For more detail on the SFDP parameters, contact Renesas Electronics.




Figure 39. Read Serial Flash Discoverable Parameter Command Sequence Diagram

### 10. Electrical Characteristics

### 10.1 Absolute Maximum Ratings

**Table 16. Absolute Maximum Ratings** 

Parameter	Symbol	Conditions	Range	Units
Supply Voltage	V <sub>CC</sub>		-0.5 to 4	V
Voltage Applied to Any Pin	V <sub>IO</sub>	Relative to Ground	-0.5 to 4	V
Transient Voltage on any Pin	V <sub>IOT</sub>	<20 ns Transient Relative to Ground	-2.0 to V <sub>CC</sub> + 2.0	V
Storage Temperature	T <sub>STG</sub>		-65 to +150	°C
Electrostatic Discharge Voltage	V <sub>ESD</sub>	Human Body Model <sup>(1)</sup>	-2000 to +2000	V

<sup>1.</sup> JEDEC Std JESD22-A114 (C1 = 100 pF, R1 =  $1500\Omega$ , R2 =  $500\Omega$ ).

### 10.2 Operating Ranges

**Table 17. Operating Range** 

PARAMETERS	SYMBOL	CONDITIONS	MIN	MAX	UNIT
Supply Voltage	V <sub>CC</sub>		2.7	3.6	V
Operating Temperature	T <sub>A</sub>	Industrial	-40	+85	°C
		Extended	-40	+105	°C

### 10.3 Data Retention and Endurance

**Table 18. Data Retention and Endurance** 

Parameter	Condition	Max Temperature	Min	Max	Units
Erase/Program Cycles	Block, or full chip	85 °C	100,000		Cycles
	Block, of full chip	105 °C	10,000		Cycles
Data Retention	Full temperature range	85 °C	20		Years
Data Retention	Full temperature range	105 °C	10		Years

### 10.4 Latch Up Characteristics

**Table 19. Latch-up Characteristics** 

Parameter	Min	Max
Input Voltage Respect To GND on I/O Pins	-1.0 V	V <sub>CC</sub> + 1.0 V
V <sub>CC</sub> Current	-100 mA	100 mA

# 10.5 Power-up Timing

Table 20. Power-up Timing

Symbol	Parameter	Min	Max	Unit
t <sub>VSL</sub>	V <sub>CC</sub> (min) To <del>CS</del> low	300		μs




Figure 40. Power-up Timing and Voltage Levels

### 10.6 DC Electrical Characteristics

Table 21 shows the DC electrical characteristics at 85 °C.

Table 21. DC Electrical Characteristics — 85 °C

Symbol	Parameter	Test Condition	Min	Тур	Max	Units
I <sub>LI</sub>	Input Leakage Current				±2	μА
I <sub>LO</sub>	Output Leakage Current				±2	μА
I <sub>CC1</sub>	Standby Current	$\overline{\text{CS}} = \text{V}_{\text{CC}}, \text{V}_{\text{IN}} = \text{V}_{\text{CC}} \text{ or GND}$		13	25	μА
I <sub>CC2</sub>	Deep Power-Down Current	$\overline{\text{CS}} = \text{V}_{\text{CC}}, \text{V}_{\text{IN}} = \text{V}_{\text{CC}} \text{ or GND}$		2	5	μΑ
1	Operating Current: (Read)	SCK = 0.1 V <sub>CC</sub> / 0.9 V <sub>CC</sub> , at 120 MHz, Q = Open (*1, *2, *4 I/O)		12	18	mA
I <sub>CC3</sub>	Operating Current. (Neau)	SCK = 0.1 V <sub>CC</sub> / 0.9 V <sub>CC</sub> , at 80 MHz, Q = Open (*1, *2, *4 I/O)		10	16	mA
I <sub>CC4</sub>	Operating Current (Page Program)	CS = V <sub>CC</sub>		15	20	mA
I <sub>CC5</sub>	Operating Current (WRSR)	CS = V <sub>CC</sub>			5	mA
I <sub>CC6</sub>	Operating Current (4 kB Block Erase)	CS = V <sub>CC</sub>		9	20	mA
I <sub>CC7</sub>	Operating Current (32/64 kB Block Erase)	CS = V <sub>CC</sub>		9	20	mA
I <sub>CC8</sub>	Operating Current (Chip Erase)	CS = V <sub>CC</sub>		9	20	mA
V <sub>IL</sub>	Input Low Voltage		-0.5		0.2 V <sub>CC</sub>	V
V <sub>IH</sub>	Input High Voltage		0.8 V <sub>CC</sub>		V <sub>CC</sub> +0.4	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 100 μA			0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> -0.2			V

Table 22 shows the DC electrical characteristics at 105 °C.

Table 22. DC Electrical Characteristics — 105 °C

Symbol	Parameter	Test Condition	Min	Тур	Max	Units
I <sub>LI</sub>	Input Leakage Current				±2	μА
I <sub>LO</sub>	Output Leakage Current				±2	μА
I <sub>CC1</sub>	Standby Current	$\overline{\text{CS}} = V_{\text{CC}}, V_{\text{IN}} = V_{\text{CC}} \text{ or GND}$		20	30	μА
I <sub>CC2</sub>	Deep Power-Down Current	$\overline{\text{CS}} = V_{\text{CC}}, V_{\text{IN}} = V_{\text{CC}} \text{ or GND}$		5	8	μА
1	Operation Company (Book)	SCK = 0.1 V <sub>CC</sub> / 0.9 V <sub>CC</sub> , at 120 MHz, Q = Open (*1, *2, *4 I/O)		12	18	mA
I <sub>CC3</sub> Operating Current: (Read)	SCK = 0.1 V <sub>CC</sub> / 0.9 V <sub>CC</sub> , at 80 MHz, Q = Open (*1, *2, *4 I/O)		10	16	mA	
I <sub>CC4</sub>	Operating Current (Page Program)	CS = V <sub>CC</sub>		15	20	mA
I <sub>CC5</sub>	Operating Current (WRSR)	CS = V <sub>CC</sub>			5	mA
I <sub>CC6</sub>	Operating Current (4 kB Block Erase)	CS = V <sub>CC</sub>		9	20	mA
I <sub>CC7</sub>	Operating Current (32/64 kB Block Erase)	CS = V <sub>CC</sub>		9	20	mA
I <sub>CC8</sub>	Operating Current (Chip Erase)	CS = V <sub>CC</sub>		9	20	mA
V <sub>IL</sub>	Input Low Voltage		-0.5		0.2 V <sub>CC</sub>	V
V <sub>IH</sub>	Input High Voltage		0.8 V <sub>CC</sub>		V <sub>CC</sub> +0.4	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 100 μA			0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> -0.2			V

#### 10.7 AC Measurement Conditions

**Table 23. AC Measurement Conditions** 

Symbol	Parameter	Min	Тур	Max	Unit	Conditions
CL	Load Capacitance			30	pF	
t <sub>R</sub> , t <sub>F</sub>	Input Rise and Fall time			5	ns	
V <sub>IN</sub>	Input Pause Voltage	0.2	0.2 V <sub>CC</sub> to 0.8 V <sub>CC</sub>		V	
IN	Input Timing Reference Voltage		0.5 V <sub>CC</sub>		V	
OUT	Output Timing Reference Voltage		0.5 V <sub>CC</sub>		V	




Figure 41. AC Measurement I/O Waveform

### 10.8 AC Electrical Characteristics

Table 24 shows the AC electrical characteristics at 85 °C.

Table 24. AC Electrical Characteristics — 85 °C

Symbol	Parameter	Min	Тур	Max	Units
Fc <sub>1</sub>	Clock frequency for Quad Output Fast Read (6Bh) on 3.0 V - 3.6 V power supply.	DC		133	MHz
Fc <sub>2</sub>	Clock frequency for Read Data (03h) on 2.7 V - 3.6 V power supply.	DC		70	MHz
Fc <sub>3</sub>	Clock frequency except for Quad Output Fast Read (6Bh) or Read Data (03h) on 3.0V - 3.6V power supply.	DC		120	MHz
Fc <sub>4</sub>	Clock frequency except for Read Data (03h) on 2.7 V - 3.6 V power supply.	DC		108	MHz
t <sub>CLH</sub>	Serial Clock High Time	3.75			ns
t <sub>CLL</sub>	Serial Clock Low Time	3.75			ns
t <sub>CLCH</sub>	Serial Clock Rise Time (Slew Rate)	0.1 <sup>(1)</sup>			V/ns
t <sub>CHCL</sub>	Serial Clock Fall Time (Slew Rate)	0.1 <sup>(1)</sup>			V/ns
t <sub>SLCH</sub>	CS Active Setup Time	5			ns
t <sub>CHSH</sub>	CS Active Hold Time	5			ns
tshch	CS Not Active Setup Time	5			ns
t <sub>CHSL</sub>	CS Not Active Hold Time	5			ns
t <sub>SHSL</sub>	CS High Time (read/write)	20			ns
t <sub>SHQZ</sub>	Output Disable Time			6	ns
t <sub>CLQX</sub>	Output Hold Time	0			ns
t <sub>DVCH</sub>	Data In Setup Time	2			ns
t <sub>CHDX</sub>	Data In Hold Time	2			ns
t <sub>HLCH</sub>	HOLD Low Setup Time (relative to Clock)	5			ns
tHHCH	HOLD High Setup Time (relative to Clock)	5			ns
t <sub>CHHL</sub>	HOLD High Hold Time (relative to Clock)	5			ns
t <sub>CHHH</sub>	HOLD Low Hold Time (relative to Clock)	5			ns
t <sub>HLQZ</sub>	HOLD Low To High-Z Output			6	ns
t <sub>HHQX</sub>	HOLD Low To Low-Z Output			6	ns
t <sub>CLQV</sub>	Clock Low To Output Valid			7	ns
t <sub>WHSL</sub>	Write Protect Setup Time Before CS Low	20			ns
t <sub>SHWL</sub>	Write Protect Hold Time After CS High	100			ns
t <sub>DP</sub>	CS High To Deep Power-Down Mode			20	μs
t <sub>RES1</sub>	CS High To Standby Mode Without Electronic Signature Read			20	μs
t <sub>RES2</sub>	CS High To Standby Mode With Electronic Signature Read			20	μs
t <sub>SUS</sub>	CS High To Next Command After Suspend			20	μs
t <sub>RST_R</sub>	CS High To Next Command After Reset (from read)			20	
t <sub>RST_P</sub>	CS High To Next Command After Reset (from program)			20	
t <sub>RST_E</sub>	CS High To Next Command After Reset (from erase)			12	
t <sub>W</sub>	Write Status Register Cycle Time		5	30	ms

Table 24. AC Electrical Characteristics — 85  $^{\circ}$ C (continued)

Symbol	Parameter	Min	Тур	Max	Units
t <sub>BP1</sub>	Byte Program Time (First Byte)		30	50 <sup>(2)</sup>	μs
t <sub>BP2</sub>	Additional Byte Program Time (After First Byte)		2.5	12 <sup>(2)</sup>	μs
t <sub>PP</sub>	Page Programming Time		0.6	2.4	ms
t <sub>SE</sub>	Block Erase Time (4 kB)		70	300	ms
t <sub>BE</sub>	Block Erase Time (32 kB/64 kB)		0.15 / 0.25	1.6 / 2.0	S
t <sub>CE</sub>	Chip Erase Time		30	120	S

<sup>1.</sup> Tested with clock frequency lower than 50 MHz.

Table 25 shows the AC electrical characteristics at 105 °C.

Table 25. AC Electrical Characteristics — 105  $^{\circ}$ C

Symbol	Parameter	Min	Тур	Max	Units
Fc <sub>1</sub>	Clock frequency for Quad Output Fast Read (6Bh) on 3.0 V - 3.6 V power supply.	DC		120	MHz
Fc <sub>2</sub>	Clock frequency for Read Data (03h) on 2.7 V - 3.6 V power supply.	DC		70	MHz
Fc <sub>3</sub>	Clock frequency except for Quad Output Fast Read (6Bh) or Read Data (03h) on 3.0 V - 3.6 V power supply.	DC		120	MHz
Fc <sub>4</sub>	Clock frequency except for Read Data (03h) on 2.7 V - 3.6 V power supply.	DC		108	MHz
t <sub>CLH</sub>	Serial Clock High Time	4			ns
t <sub>CLL</sub>	Serial Clock Low Time	4			ns
t <sub>CLCH</sub>	Serial Clock Rise Time (Slew Rate)	0.1 <sup>(1)</sup>			V/ns
t <sub>CHCL</sub>	Serial Clock Fall Time (Slew Rate)	0.1 <sup>(1)</sup>			V/ns
t <sub>SLCH</sub>	CS Active Setup Time	5			ns
t <sub>CHSH</sub>	CS Active Hold Time	5			ns
t <sub>SHCH</sub>	CS Not Active Setup Time	5			ns
t <sub>CHSL</sub>	CS Not Active Hold Time	5			ns
t <sub>SHSL</sub>	CS High Time (read/write)	20			ns
t <sub>SHQZ</sub>	Output Disable Time			6	ns
t <sub>CLQX</sub>	Output Hold Time	0			ns
t <sub>DVCH</sub>	Data In Setup Time	2			ns
t <sub>CHDX</sub>	Data In Hold Time	2			ns
t <sub>HLCH</sub>	HOLD Low Setup Time (relative to Clock)	5			ns
t <sub>HHCH</sub>	HOLD High Setup Time (relative to Clock)	5			ns
t <sub>CHHL</sub>	HOLD High Hold Time (relative to Clock)	5			ns
t <sub>CHHH</sub>	HOLD Low Hold Time (relative to Clock)	5			ns
t <sub>HLQZ</sub>	HOLD Low To High-Z Output			6	ns
t <sub>HHQX</sub>	HOLD Low To Low-Z Output			6	ns
t <sub>CLQV</sub>	Clock Low To Output Valid			7	ns
t <sub>WHSL</sub>	Write Protect Setup Time Before CS Low	20			ns

<sup>2.</sup> For multiple bytes after first byte within a page,  $t_{BPn}$  =  $t_{BP1}$  +  $t_{BP2}$  \* N, where N is the number of bytes programmed.

Symbol	Parameter		Тур	Max	Units
t <sub>SHWL</sub>	Write Protect Hold Time After CS High	100			ns
t <sub>DP</sub>	CS High To Deep Power-Down Mode			20	μs
t <sub>RES1</sub>	CS High To Standby Mode Without Electronic Signature Read			20	μs
t <sub>RES2</sub>	CS High To Standby Mode With Electronic Signature Read		20	μs	
t <sub>SUS</sub>	CS High To Next Command After Suspend			20	μs
t <sub>RST_R</sub>	CS High To Next Command After Reset (from read)			20	
t <sub>RST_P</sub>	CS High To Next Command After Reset (from program)			20	
t <sub>RST_E</sub>	CS High To Next Command After Reset (from erase)			12	
t <sub>W</sub>	Write Status Register Cycle Time		5	30	ms
t <sub>BP1</sub>	Byte Program Time (First Byte)		30	50 <sup>(2)</sup>	μs
t <sub>BP2</sub>	Additional Byte Program Time (After First Byte)		2.5	12 <sup>(2)</sup>	μs
t <sub>PP</sub>	Page Programming Time		0.6	2.4	ms
t <sub>SE</sub>	Block Erase Time (4 kB)		70	300	ms
t <sub>BE</sub>	Block Erase Time (32 kB/64 kB Bytes)		0.15/0.25	1.6/2.0	sec
t <sub>CE</sub>	Chip Erase Time		60	120	sec

- 1. Tested with clock frequency lower than 50 MHz.
- 2. For multiple bytes after first byte within a page,  $t_{BPn}$  =  $t_{BP1}$  +  $t_{BP2}$  \* N, where N is the number of bytes programmed.




Figure 42. Serial Input Timing




Figure 43. Output Timing




Figure 44. HOLD Timing





Figure 45. WP Timing

2025-08-26

# 11. Ordering Information




Ordering Code	Package Type	Lead Finish	Operating Voltage	Maximum Frequency	Operating Range
AT25SF128A-SHB-T AT25QF128A-SHB-T	8-lead, 208-mil Wide Plastic Gull Wing Small Outline Package EIAJ SOIC)		NiPdAu		
AT25SF128A-SHB-Y	,	NiPdAu			
AT25SF128A-MHB-T AT25QF128A-MHB-T	8-pad (5 x 6 x 0.6 mm body) Thermally Enhanced Plastic Dual Flat No-lead (DFN)			133 MHz <sup>1</sup>	-40 °C to 85 °C
AT25SF128A-MWUB-T AT25QF128A-MWUB-T	8-pad (6 x 8 x 0.8 mm body) Thermally Enhanced Plastic Dual Flat No-lead (DFN)	Matte Sn	e Sn 2.7 V - 3.6 V		
AT25SF128A-SXUB-T AT25QF128A-SXUB-T	16-lead, 300-mil Wide EIAJ SOIC				
AT25SF128A-SHBHD-T AT25QF128A-SHBHD-T	8-lead, 208-mil Wide Plastic Gull Wing Small Outline Package EIAJ SOIC	NiPdAu			
AT25SF128A-SXUBHD-T <sup>3</sup>	16-lead, 300-mil Wide EIAJ SOIC			120 MHz <sup>2</sup>	-40 °C to 105 °C
AT25SF128A-MWUBHD-T <sup>3</sup>	8-pad (6 x 8 x 0.8 mm body) Thermally Enhanced Plastic Dual Flat No-lead (DFN)	Matte Sn			

- 1. Only for Quad Output Fast Read (6Bh) command with 3.0 V 3.6 V power supply.
- 2. For all commands with 3.0 V to 3.6 V power supply, except Read Data (03h) command.
- 3. Contact Renesas Electronics for more details.

# 12. Packaging Information


#### 12.1 8-Pad 5 x 6 x 0.6 mm DFN






- 3. The exposed thermal pad is not electrically connected.
- It is recommended that the exposed thermal pad be tied to system ground to minimize the possibility of EMI related issues. It is also recommended for mechanical stability.


#### 12.2 8-Lead, 208-mil Wide EIAJ SOIC





### **TOP VIEW**

**END VIEW** 



# **COMMON DIMENSIONS**

(Unit of Measure = mm)


SYMBOL	MIN	NOM	MAX	NOTE
Α	1.70	1.95	2.16	
A1	0.05	0.15	0.25	
b	0.35	0.42	0.48	4
С	0.15	0.20	0.35	4
D	5.13	5.28	5.38	
E1	5.18	5.23	5.40	2
E	7.70	7.90	8.26	
L	0.50	0.65	0.85	
у	_	_	0.10	5
θ	0°	_	8°	
е	1.27 BSC			3

#### **SIDE VIEW**


- Notes: 1. This drawing is for general information only; refer to EIAJ Drawing EDR-7320 for additional information.
  2. Mismatch of the upper and lower dies and resin burrs aren't included.
  3. Determines the true geometric position.
  4. Values b,C apply to plated terminal. The standard thickness of the plating layer shall measure between 0.007 to .021 mm.
  - 5. y = coplanarity spec.



### 12.3 8-Pad, 6 x 8 x 0.8 mm DFN



#### 12.4 16-Lead 300-mil SOIC



# 13. Revision History

Revision	Date	Change Description
Α	10/2018	Initial release.
В	11/2018	Added 133 MHz maximum frequency for Quad Output Fast Read operation.  Added read throughput value of 532 Mbps for Quad Output Fast Read on page 1.  Removed High Performance Mode references throughout document.  Updated Data Retention and Endurance Table 9-3.  Updated first four rows of Table 9-8, AC Electrical Characteristics to include the Quad Output Fast Read command timing.
С	02/2019	Added 24CC TFBGA package drawing. Added 24CC TFBGA pinout drawing. Updated package types on page 1. Changed designation from ADVANCED to PRELIMINARY. Updated Ordering Codes section.
D	03/2019	Updated I <sub>CC4</sub> , I <sub>CC6</sub> , I <sub>CC7</sub> , and I <sub>CC8</sub> values in Table 9-6, DC Electrical Characteristics
E	07/2019	Removed SFDP tables and updated Section 8.4.10, Read SFDP (5Ah).  Updated text in Section 8.4.10, Read SFDP.  Updated document to new Adesto template.  Updated Section 3.7, HOLD.  Updated definition of SRP[1:0] bits in Section 6.4.2.4.  Reformatted tables in Section 6.4.1, Status registers.  Updated Table 6-2, Status register protections.
F	02/2020	Minor grammatical edits.  Changed chip erase time (t <sub>CE</sub> ) from 30 to 60 sec.  Updated document status from Preliminary to Complete.
G	06/2020	Replaced reference to, and package drawing of, 8S4/8S3 with 8S2. Updated most drawings to conform to Adesto standards (no content changes).  Added support for High Temperature (105 °C).  Removed 24CC TFBGA pinout drawing and package drawing, as well as references to it on the front page and in the ordering information section.
Н	01/2021	Added part number AT25SF128A-SHB-Y to the ordering code column.  Added the Y option as an available shipping carrier.
I	06/2021	Updated document to new Dialog Semiconductor template. Added command 4Bh information to Table 11.
J	05/2022	Applied new corporate template to document.  Added note to end of description for opcode 75h: "A read operation from a physical block that includes a suspended area might provide unreliable data. For the definition of the physical block and for the techniques to ensure high data integrity, see application note AN-500."  Added physical block size to Feature list and Section 1, Product Overview.  Added the following paragraph to the end of Section 3.2: "To ensure correct power-up sequencing, it is recommended to add a 10k Ohm pull-up resistor from CS to V <sub>CC</sub> . This ensures CS ramps together with V <sub>CC</sub> during power-up."  Changed text in Sections 3.6 and 3.7.
К	11/2022	Changed the maximum frequency value in the Ordering Code Table of Section 10 from 108 MHz to 120 MHz.
L	08/2023	Added two package options: 8-pad 6x8 DFN8 and 16-Lead 300-mil SOIC. Added footnote to three ordering codes in Section 10.
М	11/2023	Updated the W-SOIC POD in Section 11.2. Removed alternative designation of SEC for Register bit BP4. Combined F2h and 02h descriptions and removed "Fast."
N	02/2024	Opcode 75h wording updated. See application note AN-500 for operational guidance. Revised the Feature List and Product Overview to conform to the new template. Replaced all instances of WIP with RDY/BSY. Made the Status Register section a separate level 1 heading.



Revision	Date	Change Description		
0	02/2024	Updated the 6x8 DFN POD in Section 12.3.		
Р	11/2024	Changed 'Sector' to 'Block.' Removed mentions of 'Ultra-thin' from package descriptions. Corrected pin symbols in various figures. Removed I/O <sub>0-3</sub> from Legacy SPI figures and SI/SO from all Dual or Quad operations. Updated Section 6.1.1 'Operating Supply Voltage.' Updated Table 8 'AT25SF128A Status Register Memory Protection (CMP = 0).' Updated Figure 40 'Power-up Timing and Voltage Levels.' Added 'AT25SF128A-MWUBHD-T' to Ordering Codes. Added notes regarding the exposed thermal pad to '8-Pad 5 x 6 x 0.6 mm DFN' and '8-Pad, 6 x 8 x 0.8 mm DFN.'		
Q	08/2025	Combined AT25SF128A and AT25QF128A documents, and changed document title to AT25SF128A/AT25QF128A.  Removed 'S' as Status Register Bit designator. Bits are now listed as bits 0 - 7 of their respective register.  Updated Data Retention specs on Features page.  Added DFN package dimensions to Figure 1 'AT25SF/QF128A Flash Memory Package Types.'  Added the following note to Section 3.6 'Write Protect (WP or I/O <sub>2</sub> )' and Section 3.7 'Hold (HOLD or I/O <sub>3</sub> )': "Note: The AT25QF128A ships from the factory with the QE bit in Status Register 2 set to 1, whereas the AT25SF128A device ships from the factory with the QE bit in Status Register 2 set to 0."  Updated Section 5.3 'Quad SPI Commands.'  Updated and reformatted Section 7 'Status Registers.'  Corrected Table 8 'AT25SF128A/AT25QF128A Status Register Memory Protection (CMP = 0).'  Corrected Table 9 'AT25SF128A/AT25QF128A Status Register Memory Protection (CMP = 1).'  Updated Section 9.3.2 'Dual I/O Read Manufacture ID/ Device ID Sequence Diagram.'  Updated Figure 20 'Dual I/O Read Manufacture ID/ Device ID Sequence Diagram.'  Updated Section 9.3.3 'Quad I/O Read Manufacture ID / Device ID Sequence Diagram.'  Updated Figure 21 'Quad I/O Read Manufacture ID / Device ID Sequence Diagram.'  Updated Section 9.3.4 'Read JEDEC ID (9Fh).'  Updated Figure 22 'JEDEC ID Sequence Diagram.'  Updated Figure 38 'Erase/Program Resume Command Sequence.'  Added AT25QF128A ordering codes to Section 11 'Ordering Information.'		

#### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <a href="https://www.renesas.com/contact-us/">www.renesas.com/contact-us/</a>.