

# RX610 Group

R01AN0201EJ0100  
Rev.1.00  
Dec 09, 2010

## Example of Pulse Output Using TMR (Cascade Connection)

### Abstract

This application note presents a sample program that uses the TMR (8-bit timer) module of the RX610 Group to output a user-defined number of pulses with a 50% duty cycle.

### Target Device

RX 610 Group

### Introduction

The documentation in this application note is based on the *RX610 Group Hardware Manual*. The appended program code can be used with the devices listed above, on which operation has been confirmed.

Note that changes are sometimes made to the functional specifications of individual devices. Check the latest version of the *Hardware Manual* and make a careful evaluation before using this application note.

The program works with an endian specification of big or little and with left or right specified as the bit order.

### Contents

1. Specifications .....	2
2. 8-Bit Timer (TMR) Function Description.....	3
3. Operation.....	5
4. Software Description .....	6
5. Operation Confirmation Environment.....	17
6. Reference Documents.....	18

## 1. Specifications

TMR0 and TMR1 are configured in a cascade connection (compare match count mode) and a user-defined number of pulse cycles with a 50% duty cycle are output from the TMO0 pin by having TMR0 count the output pulses and TMR0 count the compare matches with TMR1 (Figure 1). In this application note, when the PCLK frequency is 50 MHz, the pulse period can be set to any duration from 0.64  $\mu$ s to 40.96  $\mu$ s, specified in 0.32  $\mu$ s increments. In addition, the number of pulses can be specified as any value from 1 to 255.

PCLK = 50 MHz  
Pulse period = 16  $\mu$ s  
Number of pulses = 7




Figure 1 Pulse Output Timing

## 2. 8-Bit Timer (TMR) Function Description

The device has an 8-bit timer (TMR) module based on 8-bit counters. The TMR comprises two units (unit 0 and unit 1), each with two channels, for a total of four channels. The 8-bit timer module can be used to count external events and also be used as a multifunction timer in a variety of applications, such as generation of counter resets, interrupt requests, and pulse output with a desired duty cycle using a compare-match signal for two registers.

### 2.1 Operation with Cascade Connection

Setting bits CSS1 and CSS0 in the TMR0.TCCR or TMR1.TCCR register to 11b causes the two channels of the TMR unit to be configured in a cascade connection. Cascade connection can be used in 16-bit count mode, in which the two channels function as a single 16-bit timer, or in compare match count mode, in which TMR1 counts the compare matches of TMR0.

#### 2.1.1 Compare Match Count Mode

When bits CSS1 and CSS0 in the TMR1.TCCR register are set to 11b, the TMR1.TCNT counter counts the number of times compare match A is generated by TMR0. TMR0 and TMR1 are controlled independently. Conditions such as generation of interrupts, output from the TMON ( $n = 0, 1$ ) pins, and counter clear are in accordance with the settings for each channel.

## 2.2 Block Diagram

Figure 2 is a block diagram of the 8-bit timer (unit 0) used by the sample program.




Figure 2 TMR (Unit 0) Block Diagram

### 3. Operation

Figure 3 illustrates the operation of the sample program.




Figure 3 Operation

## 4. Software Description

### 4.1 Symbolic Constants

**Table 1 List of Symbolic Constants**

Constant Name	Setting Value	Description	Used by Functions
CYCLE	49	Pulse period setting constant (setting range: 1 to 127)	main
COUNT	7	Number of pulses setting constant (setting range: 1 to 255)	main
PULSE_OK	0	Error processing code (normal end)	main, pulse
CYCLE_ERROR	1	Error processing code (pulse period setting value error)	main, pulse
COUNT_ERROR	2	Error processing code (number of pulses setting value error)	main, pulse

### 4.2 List of Functions

**Table 2 List of Functions**

Function Name	Description
PowerON_Reset_PC	<ul style="list-style-type: none"> <li>Initial settings function</li> <li>Sets INTB, FPSW, and PSW, changes processor mode, calls main function.</li> </ul>
main	<ul style="list-style-type: none"> <li>Main function</li> <li>Sets initial values, calls pulse function.</li> </ul>
init_pulse	<ul style="list-style-type: none"> <li>Pulse output initialization function</li> <li>Makes register settings.</li> </ul>
Excep_TMR1_CMI1A	<ul style="list-style-type: none"> <li>TMR1 compare match interrupt function</li> <li>Stops pulse output.</li> </ul>

#### 4.2.1 PowerON\_Reset\_PC Function

##### (1) Functional overview

The PowerON\_Reset\_PC function initializes the stack pointer (SP) and uses embedded functions and a standard library function to set interrupt mask bits, make uninitialized/initialized data settings, etc. Then it calls the main function.

##### (2) Arguments

None


##### (3) Return values

None

##### (4) Description of I/O registers used

None

##### (5) Flowchart



Notes:

- `set_intb`, `set_fpsw`, and `set_psw` functions: embedded functions
- `_INTSCT` function: standard library function
- `brk` function: embedded function

2. • Transition from supervisor mode to user mode  
For details, see "Development Environment Manual" in 6, Reference Documents.

Figure 4 Flowchart of PowerON\_Reset\_PC Function

## 4.2.2 main Function

### (1) Functional overview

The main function first makes settings in the system clock control register (SCKCR), then cancels the module stop state of TMR0 and TMR1. Then it calls the init\_pulse function to initialize the 8-bit timer and generate pulse output.

### (2) Arguments

None

### (3) Return values

None

### (4) Description of I/O registers used

The I/O registers used by this function are shown below.

Note that the setting values shown are those used in this application note and differ from the initial values.

**System Clock Control Register (SCKCR)**

Number of Bits: 32 Address: 080020h

Bit	Symbol	Setting Value	Bit Name	Function	R/W
b11 to b8	PCK[3:0]	1	Peripheral module clock (PCLK) select bits	These bits set the peripheral module clock (PCLK) frequency. 1: Input clock × 4	R/W
b19 and b18	BCK[3:0]	2	External bus clock (BCLK) select bits	These bits set the external bus clock (BCLK) frequency. 2: Input clock × 2	R/W
b23	PSTOP1	0	BCLK output stop bit	This bit controls BCLK output. 0: BCLK output	R/W
b27 to b24	ICK[3:0]	0	System clock (ICLK) select bits	These bits set the system clock (ICLK) frequency. 0: Input clock × 8	R/W

**Module Stop Control Register A (MSTPCRA)**

Number of Bits: 32 Address: 080010h

Bit	Symbol	Setting Value	Bit Name	Function	R/W
b5	MSTPA5	0	8-bit timer 1/0 (unit 0) module stop bit	This bit controls the module stop state. Target modules: TMR1, TMR0 0: Module stop state canceled	R/W

### 4.2.3 init\_pulse Function

#### (1) Functional overview

The init\_pulse function initializes registers associated with TMR0 and TMR1.

#### (2) Arguments

Argument	Type	Argument Name	Argument Value	Description
1st argument	unsigned char	pulse_cycle	1 to 127	For setting the pulse period
2nd argument	unsigned char	pulse_count	1 to 255	For setting the number of pulses

#### (3) Return values

Type	Return Value Name	Return Value	Description
unsigned char	return_code	PULSE_OK	PULSE_OK (0) : Normal end
		CYCLE_ERROR	CYCLE_ERROR (1): Pulse period setting value error
		COUNT_ERROR	COUNT_ERROR(2): Number of pulses setting value error

#### (4) Description of I/O registers used

The I/O registers used by this function are shown below.

Note that the setting values shown are those used in this application note and differ from the initial values.

**Timer Counter Control Register (TMR0.TCCR)**      **Number of Bits: 8**      **Address: 08820Ah**

Bit	Symbol	Setting Value	Bit Name	Function	R/W
b2 to b0	CKS[2:0]	000/ 010	Clock select bits	These bits select the clock. 00-00: Clock input disabled	R/W
b4 and b3	CSS[1:0]	00/01	Clock source select bits	01010: Use internal clock and count at PCLK/8	R/W
b7	TMRIS	0	Timer reset input select bit	This bit selects the external reset detection condition. 0: Cleared at rising edge of the external reset	R/W

**Timer Counter Control Register (TMR1.TCCR)**      **Number of Bits: 8**      **Address: 08820Bh**

Bit	Symbol	Setting Value	Bit Name	Function	R/W
b2 to b0	CKS[2:0]	000	Clock select bits	These bits select the clock. 00-00: Clock input disabled	R/W
b4 and b3	CSS[1:0]	00/11	Clock source select bits	11- - -: Count at TMR0.TCNT compare match A	R/W
b7	TMRIS	0	Timer reset input select bit	This bit selects the external reset detection condition. 0: Cleared at rising edge of the external reset	R/W

**Time Constant Register A (TMR0.TCORA, TMR1.TCORA)****Number of Bits: 8    Addresses: 088204h, 088205h**

TCORA is an 8-bit readable/writable register.

The value of the TCORA register is constantly compared with the TCNT counter value. When a match is detected, the compare match A signal is set to 1. Note that no comparison is performed while data is being written to the TCORA register.

The timer output from the TMO0 and TMO1 pins can be controlled by means of the compare match A signal and the settings of bits OSA1 and OSA0 in TCSR.

**Time Constant Register B (TMR0.TCORB)****Number of Bits: 8    Address: 088206h**

TCORB is an 8-bit readable/writable register.

The value of the TCORB register is constantly compared with the TCNT counter value. When a match is detected, the compare match B signal is set to 1. Note that no comparison is performed while data is being written to the TCORB register. The timer output from the TMO0 pin can be controlled by means of the compare match B signal and the settings of bits OSB1 and OSB0 in TCSR.

**Timer Control Register (TMR0.TCR)****Number of Bits: 8    Address: 088200h**

Bit	Symbol	Setting Value	Bit Name	Function	R/W
b4 and b3	CCLR [1:0]	01	Counter clear bits	These bits select the method by which the counter is cleared. 01: Cleared by compare match A	R/W
b5	OVIE	0	Timer overflow interrupt enable bit	This bit selects whether overflow interrupt requests (OVI0) are enabled or disabled. 0: Overflow interrupt requests (OVI0) disabled	R/W
b6	CMIEA	0	Compare match interrupt enable A bit	This bit selects whether compare match A interrupt requests (CMIA0) are enabled or disabled. 0: Compare match A interrupt requests (CMIA0) disabled	R/W
b7	CMIEB	0	Compare match interrupt enable B bit	This bit selects whether compare match B interrupt requests (CMIB0) are enabled or disabled. 0: Compare match B interrupt requests (CMIB0) disabled	R/W

**Timer Control Register (TMR1.TCR)**      Number of Bits: 8      Address: 088201h

Bit	Symbol	Setting Value	Bit Name	Function	R/W
b4 and b3	CCLR [1:0]	01	Counter clear bits	These bits select the method by which the counter is cleared. 01: Cleared by compare match A	R/W
b5	OVIE	0	Timer overflow interrupt enable bit	This bit selects whether overflow interrupt requests (OVI1) are enabled or disabled. 0: Overflow interrupt requests (OVI1) disabled	R/W
b6	CMIEA	1	Compare match interrupt enable A bit	This bit selects whether compare match A interrupt requests (CMIA1) are enabled or disabled. 0: Compare match A interrupt requests (CMIA1) disabled	R/W
b7	CMIEB	0	Compare match interrupt enable B bit	This bit selects whether compare match B interrupt requests (CMIB1) are enabled or disabled. 0: Compare match B interrupt requests (CMIB1) disabled	R/W

**Timer Control/Status Register (TMR0.TCSR)**      Number of Bits: 8      Address: 088202h

Bit	Symbol	Setting Value	Bit Name	Function	R/W
b1 and b0	OSA[1:0]	01	Output select bits A	These bits select the output method when compare match A occurs. 01: 0 output	R/W
b3 and b2	OSB[1:0]	10	Output select bits B	These bits select the output method when compare match B occurs. 10: 1 output	R/W
b4	ADTE	0	A/D trigger enable bit	This bit enables or disables A/D converter start requests by compare match A. 0: A/D converter start requests by compare match A disabled	R/W

**Timer Counter (TMR0.TCNT, TMR1.TCNT)**      Number of Bits: 8      Addresses: 088208h, 088209h

TCNT is an 8-bit readable/writable up-counter.

Bits CSS1, CSS0, and CKS2 to CKS0 in TCCR are used to select the clock.

The TCNT counter can be cleared by an external reset input signal, compare match A signal, or compare match B signal. The signal used for clearing is selected by bits CCLR1 and CCLR0 in TCR.

When the TCNT counter overflows (from FFh to 00h), the interrupt flag is set to 1.

The sample program clears the TCNT counter value to 0.

**Interrupt Priority Register 69 (IPR69)****Number of Bits: 8    Address: 087369h**

Bit	Symbol	Setting Value	Bit Name	Function	R/W
b2 to b0	IPR[2:0]	001	Interrupt priority level select bits	These bits specify the priority level of interrupt requests. 001: Level 1	R/W

Priority levels specified by bits IPR2 to IPR0 are used only to determine the priority of interrupt requests to the CPU, and do not affect activation requests to the DTC and DMAC.

The CPU only accepts and handles interrupt requests with a priority level higher than that specified by bits IPL2 to IPL0 in PSW.

If two or more interrupt requests are generated at the same time, their priority levels are compared with the value of bits IPR2 to IPR0. If interrupt requests of the same priority level are generated at the same time, the interrupt request with the smaller vector number takes precedence.

**Interrupt Request Enable Register 16 (IER16)****Number of Bits: 8    Address: 087216h**

The IER16 register is used to enable or disable interrupt requests.

When interrupt request enable bit 1 (IEN1) is set to 1, interrupt requests by TMR1 compare match A are enabled.

**(5) Expression for calculating setting value**

The expression used to calculate the setting value of the pulse\_cycle argument from the pulse period to be output is shown below.

Pulse period to be output = 16 µs

Initial settings: PCLK = 50 MHz, TMR division ratio = 1/8

$$\begin{aligned}
 \text{pulse\_cycle} &= \frac{\text{Pulse period} \times \text{PCLK} \times \text{TMR division ratio}}{2} - 1 \\
 &= \frac{16 \mu\text{s} \times 50 \text{ MHz} \times 1/8}{2} - 1 \\
 &= 49
 \end{aligned}$$

#### 4.2.4 Excep\_TMR1\_CMI1A Function

##### (1) Functional overview

The Excep\_TMR1\_CMI1A function is an interrupt handler called by TMR1 compare match A. It stops pulse output by disabling the TMR0 and TMR1 clock inputs and changing the settings so that the signal does not change when a TMR0 compare match occurs.

##### (2) Arguments

None

##### (3) Return Values

None

##### (4) Description of I/O registers used

The I/O registers used by this function are shown below.

Note that the setting values shown are those used in this application note and differ from the initial values.

**Timer Counter Control Register (TMR0.TCCR)**      **Number of Bits: 8**      **Address: 08820Ah**

Bit	Symbol	Setting Value	Bit Name	Function	R/W
b2 to b0	CKS[2:0]	000	Clock select bits	These bits select the clock. 00-00: Clock input disabled	R/W
b4 and b3	CSS[1:0]	00	Clock source select bits		R/W
b7	TMRIS	0	Timer reset input select bit	This bit selects the external reset detection condition. 0: Cleared at rising edge of the external reset	R/W

**Timer Counter Control Register (TMR1.TCCR)**      **Number of Bits: 8**      **Address: 08820Bh**

Bit	Symbol	Setting Value	Bit Name	Function	R/W
b2 to b0	CKS[2:0]	000	Clock select bits	These bits select the clock. 00-00: Clock input disabled	R/W
b4 and b3	CSS[1:0]	00	Clock source select bits		R/W
b7	TMRIS	0	Timer reset input select bit	This bit selects the external reset detection condition. 0: Cleared at rising edge of the external reset	R/W

## Timer Control/Status Register (TMR0.TCSR)

Number of Bits: 8 Address: 088202h

Bit	Symbol	Setting Value	Bit Name	Function	R/W
b1 and b0	OSA[1:0]	00	Output select bits A	These bits select the output method when compare match A occurs. 00: No change	R/W
b3 and b2	OSB[1:0]	00	Output select bits B	These bits select the output method when compare match B occurs. 00: No change	R/W
b4	ADTE	0	A/D trigger enable bit	This bit enables or disables A/D converter start requests by compare match A. 0: A/D converter start requests by compare match A disabled	R/W

### 4.3 Flowcharts

Figure 5 shows flowcharts of the main function and Excep\_TMR1\_CMI1A function (interrupt function), and figure 6 shows a flowchart of the init\_pulse function.




Figure 5 Flowcharts of main Function and Excep\_TMR1\_CMI1A Function




Figure 6 Flowchart of init\_pulse Function

## 5. Operation Confirmation Environment

Table 3 shows the environment for confirming the operation of the example program.

**Table 3 Operation Confirmation Environment**

Item	Name
Device	RX610 (R5F56108VNFP)
Board	Evaluation board
Power supply voltage	5.0 V (CPU operating voltage: 3.3 V)
Input clock	12.5 MHz (ICLK = 100 MHz, PCLK = 50 MHz, BCLK = 25 MHz)
Operating temperature	Room temperature
HEW	Version 4.07.00.007
Toolchain	RX Standard Toolchain (V.1.0.0.0)
	RX Family C/C++ Compile Driver V.1.00.00.001
	RX Family C/C++ Compiler V.1.00.00.001
	RX Family Assembler V.1.00.00.001
	Optimizing Linkage Editor V.10.00.00.001
	RX Family C/C++ Standard Library Generator V.1.00.00.001
Debugger	RX E20 SYSTEM V.1.00.00.000

## 6. Reference Documents

- Hardware Manual  
RX610 Group Hardware Manual  
(The latest version can be downloaded from the Renesas Electronics Web site.)
- Development Environment Manual  
RX Family C/C++ Compiler Package User's Manual  
(The latest version can be downloaded from the Renesas Electronics Web site.)
- Technical Updates  
(The latest information can be downloaded from the Renesas Electronics Web site.)

**Website and Support**

Renesas Electronics Website

<http://www.renesas.com/>

Inquiries

<http://www.renesas.com/inquiry>

All trademarks and registered trademarks are the property of their respective owners.

## **Revision Record**

Rev.	Date	Description	
		Page	Summary
1.00	Dec.09.10	—	First edition issued

## General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

### 1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

### 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.  
In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.  
In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

### 3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

### 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable.  
When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal.  
Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

### 5. Differences between Products

Before changing from one product to another, i.e. to a product with a different part number, confirm that the change will not lead to problems.

- The characteristics of an MPU or MCU in the same group but having a different part number may differ in terms of the internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

## Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
  2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
  3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
  4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
  5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
  6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
  7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.  
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.  
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.  
"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
  8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
  9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
  10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
  11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
  12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



### SALES OFFICES

### Renesas Electronics Corporation

<http://www.renesas.com>

Refer to "<http://www.renesas.com/>" for the latest and detailed information.

**Renesas Electronics America Inc.**  
2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A.  
Tel: +1-408-588-6000, Fax: +1-408-588-6130

**Renesas Electronics Canada Limited**  
1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada  
Tel: +1-905-898-5441, Fax: +1-905-898-3220

**Renesas Electronics Europe Limited**  
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.  
Tel: +44-1628-585-100, Fax: +44-1628-585-900

**Renesas Electronics Europe GmbH**  
Arcadiastrasse 10, 40472 Düsseldorf, Germany  
Tel: +49-211-65030, Fax: +49-211-6503-1327

**Renesas Electronics (China) Co., Ltd.**  
7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China  
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

**Renesas Electronics (Shanghai) Co., Ltd.**  
Unit 204, 205, AZIA Center, No.1233 LuJiazui Ring Rd., Pudong District, Shanghai 200120, China  
Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

**Renesas Electronics Hong Kong Limited**  
Unit 1601-1613, 16/F, Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong  
Tel: +852-2886-9318, Fax: +852 2886-9022/9044

**Renesas Electronics Taiwan Co., Ltd.**  
7F, No. 363 Fu Shing North Road Taipei, Taiwan  
Tel: +886 2-8175-9600, Fax: +886 2-8175-9670

**Renesas Electronics Singapore Pte. Ltd.**  
1 HarbourFront Avenue, #06-10, Keppel Bay Tower, Singapore 098632  
Tel: +65-6213-0200, Fax: +65-6278-8001

**Renesas Electronics Malaysia Sdn.Bhd.**  
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia  
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

**Renesas Electronics Korea Co., Ltd.**  
11F, Samik Lavied'or Bldg, 720-2 Yeoksam-Dong, Gangnam-Ku, Seoul 135-080, Korea  
Tel: +82-2-558-3737, Fax: +82-2-558-5141