

# APPLICATION NOTE

# RL78/G1E Group

# Switching Amplifiers When Connecting Multiple Sensors

R01AN1129EJ0110 Rev.1.10 Sep. 30, 2013

# Introduction

This application note describes how to switch the configuration of the configurable amplifiers in the analog block of the RL78/G1E (R5F10FMx) when multiple sensors are connected.

# **Operation Verified Devices**

RL78/G1E (R5F10FMx (x = C, D, or E))

When this application note is applied to other microcontrollers, make the necessary changes according to the specifications of the microcontroller and verify them thoroughly.



# Contents

1.	Specifications	3
2.	Conditions for Verifying Operation	5
3.	Related Application Notes	5
4.	Hardware         4.1       Hardware Configuration Example.         4.2       Circuits Used         4.2.1       Circuits used when connecting an MR sensor.         4.2.2       Circuits used when connecting a force sensor         4.3       Pins Used         4.3.1       Pins used when connecting an MR sensor.         4.3.2       Pins used when connecting a force sensor	6 7 8 9 9
5.	<ul> <li>Features of the Analog Block</li> <li>5.1 Procedure for Setting the Variable Output Voltage Regulator.</li> <li>5.2 Procedure for Setting the Configurable Amplifiers</li> <li>5.2.1 Procedure for setting the configurable amplifiers when connecting an MR sensor.</li> <li>5.2.2 Procedure for setting the configurable amplifiers when connecting a force sensor</li> <li>5.3 Procedure for Setting the D/A Converter.</li> <li>5.3.1 Procedure for setting the D/A converter when connecting an MR sensor.</li> <li>5.3.2 Procedure for setting the D/A converter when connecting a force sensor</li> <li>5.3.4 Analog Block Settling Time.</li> <li>5.4.1 Settling time of the configurable amplifier (used as non-inverting amplifier)</li> <li>5.4.2 Settling time of the configurable amplifier (used as instrumentation amplifier)</li> <li>5.4.3 D/A converter settling time.</li> <li>5.4.4 Settling time of the variable output voltage regulator.</li> </ul>	10 11 13 15 15 16 17 17 17 18
6.	Software         6.1       Timing Chart         6.2       Settings of Analog Block Registers         6.3       Settings of Microcontroller Block Registers         6.4       Functions         6.5       Function Specifications         6.6       RAM Variables         6.7       Flowcharts         6.8       Source Files and Changes Applied to the Code Output from the Code Generator	19 21 26 36 37 40 41

# 1. Specifications

This application note describes how to switch the configuration of the configurable amplifiers in the analog block of the RL78/G1E (R5F10FMx) when multiple sensors are connected.

The application note provides an example of reconfiguring the configurable amplifiers in the analog block of the RL78/G1E (R5F10FMx) when connecting a magneto resistive (MR) sensor (with configurable amplifier channels Ch2 and Ch3 used as non-inverting amplifiers) and a force sensor (with configurable amplifier channels Ch1 to Ch3 used as instrumentation amplifiers).

The voltage output from the output pin of configurable amplifier Ch3 (used as a non-inverting amplifier and an instrumentation amplifier) (AMP3\_OUT) is also A/D-converted by the A/D converter incorporated in the RL78/G1E (R5F10FMx). This A/D conversion is executed at 5 ms intervals, with the A/D converter alternately converting the outputs of the MR sensor and the force sensor. The actual procedure is described below.

Operation of the configurable amplifiers in the analog block is stopped, the amplifiers are reconfigured as a non-inverting amplifier, and the MR sensor is connected. Operation of the configurable amplifiers is then restarted, and the A/D converter A/D converts the output of the MR sensor after the settling time of the configurable amplifiers and A/D converter has elapsed.

Operation of the configurable amplifiers is stopped again 5 ms later, the amplifiers are reconfigured as an instrumentation amplifier, and the force sensor is connected. Operation of the configurable amplifiers is then restarted, and the A/D converter A/D converts the output of the force sensor after the settling time has elapsed.

The MR sensor is then reconnected 5 ms later, and the procedure is repeated.

Figure 1.1 shows an overview of the control flow used in this application note.






Figure 1.1 Control Flow

# 2. Conditions for Verifying Operation

The operation of the sample code shown in this application note has been verified under the conditions shown below.

Item	Description
Microcontroller used	RL78/G1E (R5F10FME)
Operating frequency	High-speed on-chip oscillator (high-speed OCO) clock: 32 MHz CPU/peripheral hardware clock: 32 MHz
Operating voltage	$V_{DD}$ , $DV_{DD}$ , $AV_{DD1}$ , $AV_{DD2}$ , $AV_{DD3}$ : 5.0 V $AV_{DD}$ : 3.3 V LVD detection voltage ( $V_{LVIH}$ ): 4.06 V when rising, 3.98 V when falling
External devices used	MR sensor (KG0823 made by KOHDEN Co., Ltd.) Force sensor (KP0504 A202G made by KOHDEN Co., Ltd.)
Integrated development environment	CubeSuite+ V1.01.01 [31 Jan 2012] made by Renesas Electronics
C compiler	CA78K0R V1.30 made by Renesas Electronics

## Table 2.1 Conditions for Verifying Operation

# 3. Related Application Notes

Related application notes are shown below. Also refer to these documents when using this application note.

- RL78/G1E Example of Measurement Using a Wheatstone Bridge Sensor (R01AN1045E) Application Note
- RL78/G1E Low-Power Control of Analog Block (Intermittent Operation) (R01AN1128E) Application Note
- RL78/G1E Sample Code for Performing SPI Communication with Analog Block (R01AN1130E) Application Note



# 4. Hardware

# 4.1 Hardware Configuration Example

Figure 4.1 shows an example of the hardware configuration described in this application note.




Figure 4.1 Hardware Configuration

 $\begin{array}{ll} \mbox{Caution} & \mbox{This circuit diagram is simplified to show an overview of the circuit connections. When designing an actual circuit, connect pins appropriately so as to satisfy the electrical specifications. (Connect unused input-only ports individually to $V_{DD}$ or $V_{SS}$ via a resistor.) } \end{array}$ 

# 4.2 Circuits Used

# 4.2.1 Circuits used when connecting an MR sensor

**Table 4.1** shows the RL78/G1E (R5F10FMx) peripheral circuits used when connecting the MR sensor (KG0823) used in this application note and their applications.

Table 4.1         RL78/G1E (R5F10FMx) Peripheral Circuits and Their Applications	
When Connecting an MR Sensor	

RL78/G1E (R5F10FMx) Peripheral Circuit		Application			
olock	Configurable amplifier Ch2	Used as a non-inverting amplifier that amplifies the output from an MR sensor.			
Analog block	D/A converter Ch2	Generates a bias voltage for configurable amplifier Ch2 (used as a non-inverting amplifier).			
An	Configurable amplifier Ch3	Used as a non-inverting amplifier that amplifies the output from configurable amplifier Ch2 (used as a non-inverting amplifier).			
	D/A converter Ch3	Generates a bias voltage for configurable amplifier Ch3 (used as a non-inverting amplifier).			
	Variable output voltage regulator	Generates the power supply voltage for the A/D converter.			
	SPI	Controls SPI communication with the microcontroller block of the RL78/G1E (R5F10FMx).			
olock	A/D converter	Converts the voltage output from the configurable amplifier (used as a non-inverting amplifier) to a digital value.			
oller b	High-speed on-chip oscillator (high-speed OCO)	Generates the 32 MHz clock used as the main system clock.			
Microcontroller block	Serial array unit 1 (channel 1)	Controls SPI communication with the analog block by using the 3-wire serial I/O (CSI21).			
Micro	I/O ports	Controls the reset of the analog block, and the chip select signal (CS) used to control SPI communication with the analog block.			
	Timer array unit 0 (channel 1)	Generates the A/D conversion interval (5 ms).			
	Timer array unit 0 (channel 3)	The timer to generate the settling time that the system must wait until the output of configurable amplifier channels Ch2 and Ch3 (used as non-inverting amplifiers) and D/A converter channels Ch2 and Ch3 stabilizes.			



# 4.2.2 Circuits used when connecting a force sensor

**Table 4.2** shows the RL78/G1E (R5F10FMx) peripheral circuits used when connecting the force sensor (KP0504 A202G) used in this application note and their applications.

# Table 4.2 RL78/G1E (R5F10FMx) Peripheral Circuits and Their Applications When Connecting a Force Sensor

RL7 Circ	8/G1E (R5F10FMx) Peripheral uit	Application			
olock	Configurable amplifier channels Ch1 to Ch3	Used as instrumentation amplifiers that convert the differential voltage output from the force sensor to a single-ended voltage and amplify it.			
Analog block	D/A converter Ch3	Generates a bias voltage for configurable amplifier Ch3 (used as an instrumentation amplifier).			
An	Variable output voltage regulator	Generates the power supply voltage for the A/D converter.			
	SPI	Controls SPI communication with the microcontroller block of the RL78/G1E (R5F10FMx).			
lock	A/D converter	Converts the voltage output from the configurable amplifier (used as an instrumentation amplifier) to a digital value.			
oller b	High-speed on-chip oscillator (high-speed OCO)	Generates the 32 MHz clock used as the main system clock.			
Microcontroller block	Serial array unit 1 (channel 1)	Controls SPI communication with the analog block by using the 3-wire serial I/O (CSI21).			
Micro	I/O ports	Controls the reset of the analog block, and the chip select signal (CS) used to control SPI communication with the analog block.			
	Timer array unit 0 (channel 1)	Generates the A/D conversion interval (5 ms).			
	Timer array unit 0 (channel 3)	The timer to generate the settling time that the system must wait until the output of configurable amplifier channels Ch1 to Ch3 (used as instrumentation amplifiers) and D/A converter Ch3 stabilizes.			



# 4.3 Pins Used

# 4.3.1 Pins used when connecting an MR sensor

**Table 4.3** shows the RL78/G1E (R5F10FMx) pins used when connecting the MR sensor in this application note and their features.

Table 4.3 RL78/G1E (	(R5F10FMx) Pin	s Used and Thei	r Features When	Connecting an MR Sensor
	(1.01 101 101.) 1 111		i i catalos milen	

Pin Name	I/O	Description
MPXIN40	Input	This is a non-inverted input pin of the configurable amplifier Ch2 (used as a non-inverting amplifier) in the analog block. This pin is connected to MR sensor.
AMP3_OUT	Output	This is an output pin of configurable amplifier Ch3 (used as a non-inverting amplifier) in the analog block. This is connected to the ANI2 pin of the A/D converter in the microcontroller block via a resistor divider.
ANI2	Input	This is an analog input pin of the A/D converter in the microcontroller block. This pin is connected to the AMP3_OUT pin in the analog block via a resistor divider.
P130	Output	P130 is an output-only pin in the microcontroller block. This pin is connected to the ARESET# pin in the analog block and is used to control the analog reset feature of the analog block.

### 4.3.2 Pins used when connecting a force sensor

**Table 4.4** shows the RL78/G1E (R5F10FMx) pins used when connecting the force sensor in this application note and their features.

Table 4.4 RL78/G1E (R5F10FMx) Pins Used and Their Features When Connecting a Force Sensor					
Pin Name I/O Description		Description			

Pin Name I/O		Description
MPXIN21	Input	This is a non-inverted input pin of configurable amplifier Ch1 (used as an instrumentation amplifier) in the analog block. This pin is connected to the force sensor.
		This is a non-inverted input pin of configurable amplifier Ch2 (used as an instrumentation amplifier) in the analog block. This pin is connected to the force sensor.
AMP3_OUT	Output	This is an output pin of configurable amplifier Ch3 (used as an instrumentation amplifier) in the analog block. This is connected to the ANI2 pin of the A/D converter in the microcontroller block via a resistor divider.
ANI2	Input	This is an analog input pin of the A/D converter in the microcontroller block. This pin is connected to the AMP3_OUT pin in the analog block via a resistor divider.
P130	Output	P130 is an output-only pin in the microcontroller block. This pin is connected to the ARESET# pin in the analog block and is used to control the analog reset feature of the analog block.

# 5. Features of the Analog Block

See 6.2 Settings of Analog Block Registers on p. 21 for details.

# 5.1 **Procedure for Setting the Variable Output Voltage Regulator**

The variable output voltage regulator incorporated in the RL78/G1E (R5F10FMx) is a series regulator which outputs the variable voltage from 2.0 to 3.3 V by a 0.1 V step with the setting of control registers. In this application note, the output voltage from the variable output voltage regulator is set to be 3.3 V and is used as the power supply voltage of the A/D converter.

**Figure 5.1** shows the connection between the variable output voltage regulator in the analog block and the A/D converter in the microcontroller block incorporated in the RL78/G1E (R5F10FMx).




Figure 5.1 Connection Between Variable Output Voltage Regulator and A/D Converter

Follow the procedure below to start the variable output voltage regulator (LDO\_OUT = 3.3 V (Typ.)) and reference voltage generator in the analog block of the RL78/G1E (R5F10FMx)).

- <1> Set LDO3 to 1, LDO2 to 1, LDO1 to 0, and LDO0 to 1 in the LDO control register (LDOC) to specify 3.3 V (Typ.) as the voltage output from the variable output voltage regulator.
- <2> Set LDOOF to 1 in power control register 2 (PC2) to enable operation of the variable output voltage regulator and reference voltage generator.

By executing the above steps, the variable output voltage regulator and reference voltage generator start operating and 3.3 V (Typ.) is output from the LDO\_OUT pin.

Follow the procedure below to stop the variable output voltage regulator and reference voltage generator.

<1> Set LDOOF to 0 in power control register 2 (PC2) to stop operation of the variable output voltage regulator and reference voltage generator.

By executing the above step, the variable output voltage regulator and reference voltage generator stop operating and 0 V is output from the LDO\_OUT pin.

In this application note, the output voltage from the variable output voltage regulator in the analog block is used as the power supply voltage of the A/D converter in the microcontroller block, so the variable output voltage regulator is never stopped once they start operating.

# 5.2 **Procedure for Setting the Configurable Amplifiers**

## 5.2.1 Procedure for setting the configurable amplifiers when connecting an MR sensor

A configurable amplifier can change its circuit configuration and its circuit features and characteristics with the setting of control registers included in the analog block. In this application note, the configurable amplifier Ch2 is connected to MR sensor and the output voltage from the configurable amplifier Ch2 is input to the configurable amplifier Ch3. Both the configurable amplifier Ch2 and Ch3 are used as non-inverting amplifiers. The output pin (AMP3\_OUT) of the configurable amplifier Ch3 is connected to the analog input pin (ANI2) of the A/D converter outside the packages.

Figure 5.2 shows the connection among MR sensor, the configurable amplifier channels Ch2 and Ch3 and A/D converter.




Figure 5.2 Connection Between Configurable Amplifier Channels Ch2 and Ch3 and MR Sensor, and Between Configurable Amplifier Channels Ch2 and Ch3 and A/D Converter Follow the procedure below to start configurable amplifier Ch1 (used as a non-inverting amplifier).

- <1> Set SW21 to 0, SW22 to 1, and SW23 to 0 in configuration register 1 (CONFIG1) to specify that configurable amplifier Ch2 is used as a non-inverting amplifier.
- <2> Set SW31 to 0, SW32 to 1, and SW33 to 0 in configuration register 1 (CONFIG1) to specify that configurable amplifier Ch3 is used as a non-inverting amplifier.
- <3> Set MPX31 = 1 and MPX30 = 0 in MPX setting register 1 (MPX1) to specify the D/A converter Ch2 output signal or the VREFIN2 pin as the source of inverted input to configurable amplifier Ch2.
- <4> Set MPX41 to 0 and MPX40 to 0 in MPX setting register 1 (MPX1) to specify the MPXIN40 pin as the source of non-inverted input to configurable amplifier Ch2.
- <5> Set MPX52 = 1, MPX51 = 0, and MPX50 = 0 in MPX setting register 2 (MPX2) to specify the D/A converter Ch3 output signal or the VREFIN3 pin as the source of inverted input to configurable amplifier Ch3.
- <6> Set MPX62 to 0, MPX61 to 1, and MPX60 to 1 in MPX setting register 2 (MPX2) to specify the signal output from configurable amplifier Ch2 as the source of non-inverted input to configurable amplifier Ch3.
- <7> Set CC1 to 0 and CC0 to 0 in the AMP operation mode control register (AOMC) to specify high-speed mode as the operation mode of configurable amplifier channels Ch1 to Ch3.
- <8> Set AMP24 = 0, AMP23 = 0, AMP22 = 0, AMP21 = 0, and AMP20 = 1 in gain control register 2 (GC2) to specify 11 dB as the gain (Typ.) of configurable amplifier Ch2 (used as a non-inverting amplifier).
- <9> Set AMP34 = 0, AMP33 = 1, AMP32 = 0, AMP31 = 0, and AMP30 = 1 in gain control register 3 (GC3) to specify 25 dB as the gain (Typ.) of configurable amplifier Ch3 (used as a non-inverting amplifier).
- <10>Set AMP2OF to 1 and AMP3OF to 1 in power control register 1 (PC1) to enable operation of configurable amplifier channels Ch2 and Ch3.

By executing the above steps, configurable amplifier channels Ch2 and Ch3 (used as non-inverting amplifiers) start operating.

Follow the procedure below to stop configurable amplifier channels Ch2 and Ch3 (used as non-inverting amplifiers).

<1> Set AMP2OF = 0 in power control register 1 (PC1) to stop operation of configurable amplifier Ch2.

<2> Set AMP3OF = 0 in power control register 1 (PC1) to stop operation of configurable amplifier Ch3.

By executing the above steps, configurable amplifier channels Ch2 and Ch3 (used as non-inverting amplifiers) stop operating.

In this application note, the operation of the configurable amplifiers is stopped when reconfiguring the amplifiers, and then restarted. The output of the configurable amplifiers is then A/D-converted by the A/D converter in the microcontroller block once the settling time has elapsed.



## 5.2.2 Procedure for setting the configurable amplifiers when connecting a force sensor

In this application note, configurable amplifier channels Ch1 to Ch3 in the analog block are used as instrumentation amplifiers to convert the differential voltage output from the force sensor to a single-ended voltage and amplify it.

**Figure 5.3** shows the connection among a force sensor, the configurable amplifier channels Ch1 to Ch3 and the A/D converter.




Figure 5.3 Connection Between Configurable Amplifier Channels Ch1 to Ch3 and Force Sensor, and Between Configurable Amplifier Channels Ch1 to Ch3 and A/D Converter

Follow the procedure below to start configurable amplifier channels Ch1 to Ch3 (used as instrumentation amplifiers).

- <1> Set SW11 to 0, SW12 to 1, and SW13 to 0 in configuration register 1 (CONFIG1) to specify that configurable amplifier Ch1 is used as an instrumentation amplifier.
- <2> Set SW21 to 0, SW22 to 1, and SW23 to 0 in configuration register 1 (CONFIG1) to specify that configurable amplifier Ch2 is used as an instrumentation amplifier.
- <3> Set SW31 to 0, SW32 to 0, and SW33 to 1 in configuration register 2 (CONFIG2) to specify that configurable amplifier Ch3 is used as an instrumentation amplifier.
- <4> Set SW00 to 1 in configuration register 2 (CONFIG2) to turn on SW00.
- <5> Set MPX11 to 1 and MPX10 to 1 in MPX setting register 1 (MPX1) to leave the source of inverted input to configurable amplifier Ch1 open.
- <6> Set MPX21 to 0 and MPX20 to 1 in MPX setting register 1 (MPX1) to specify the MPXIN21 pin as the source of non-inverted input to configurable amplifier Ch1.
- <7> Set MPX31 to 1 and MPX30 to 1 in MPX setting register 1 (MPX1) to leave the source of inverted input to configurable amplifier Ch2 open.
- <8> Set MPX41 to 0 and MPX40 to 1 in MPX setting register 1 (MPX1) to specify the MPXIN41 pin as the source of non-inverted input to configurable amplifier Ch2.
- <9> Set MPX52 to 0, MPX51 to 1, and MPX50 to 0 in MPX setting register 2 (MPX2) to specify the signal output from configurable amplifier Ch1 as the source of inverted input to configurable amplifier Ch3.
- <10>Set MPX62 to 0, MPX61 to 1, and MPX60 to 1 in MPX setting register 2 (MPX2) to specify the signal output from configurable amplifier Ch2 as the source of non-inverted input to configurable amplifier Ch3.
- <11>Set CC1 to 0 and CC0 to 0 in the AMP operation mode control register (AOMC) to specify high-speed mode as the operation mode of configurable amplifier channels Ch1 to Ch3.
- <12>Set AMP14 = 0, AMP13 = 0, AMP12 = 0, AMP11 = 1, and AMP10 = 1 in gain control register 1 (GC1). (Set GC1 to 03H when using configurable amplifier Ch1 as an instrumentation amplifier.)
- <13>Set AMP24 = 0, AMP23 = 0, AMP22 = 0, AMP21 = 1, and AMP20 = 1 in gain control register 2 (GC2). (Set GC2 to 03H when using configurable amplifier Ch2 as an instrumentation amplifier.)
- <14>Set AMP34 = 0, AMP33 = 0, AMP32 = 1, AMP31 = 1, and AMP30 = 1 in gain control register 3 (GC3) to specify 34 dB as the gain (Typ.) of configurable amplifier Ch3 (used as an instrumentation amplifier).
- <15>Set AMP1OF to 1, AMP2OF = 1, and AMP3OF = 1 in power control register 1 (PC1) to enable operation of configurable amplifier channels Ch1 to Ch3.

By executing the above steps, configurable amplifier channels Ch1 to Ch3 (used as instrumentation amplifiers) start operating.

Follow the procedure below to stop configurable amplifier channels Ch1 to Ch3 (used as instrumentation amplifiers).

<1> Set AMP1OF to 0, AMP2OF = 0, and AMP3OF = 0 in power control register 1 (PC1) to stop operation of configurable amplifier channels Ch1 to Ch3.

By executing the above steps, configurable amplifier channels Ch1 to Ch3 (used as instrumentation amplifiers) stop operating.

In this application note, the operation of the configurable amplifiers is stopped when reconfiguring the amplifiers, and then restarted. The output of the configurable amplifiers is then A/D-converted by the A/D converter in the microcontroller block once the settling time has elapsed.

#### 5.3 Procedure for Setting the D/A Converter

#### 5.3.1 Procedure for setting the D/A converter when connecting an MR sensor

In this application note, D/A converter Ch2 is used to generate a bias voltage for configurable amplifier Ch2 (used as a non-inverting amplifier) and D/A converter Ch3 is used to generate a bias voltage for configurable amplifier Ch3 (used as a non-inverting amplifier) when connecting an MR sensor.

Follow the procedure below to start D/A converter channels Ch2 and Ch3.

- <1> Set VRT1 to 0 and VRT0 to 0 in the DAC reference voltage control register (DACRC) to specify " $AV_{DD1} \times 5/10$ " as the upper limit of the reference voltage (VRT) for the D/A converter.
- <2> Set VRB1 to 0 and VRB0 to 0 in the DAC reference voltage control register (DACRC) to specify AGND1 as the lower limit of the reference voltage (VRB) for the D/A converter.
- <3> Specify the analog voltage to be output to DAC control register 2 (DAC2C).
  - In this application note, D/A converter Ch2 is used to generate a bias voltage for configurable amplifier Ch2 (used as a non-inverting amplifier). Set the DAC2C register to 8BH to specify 2.73 V as the voltage output from the DAC2\_OUT pin. (Note that the value set to the DAC2C register is a reference value. The user needs to evaluate the system to determine the actual values.)
  - DAC2 OUT = ((reference voltage upper limit reference voltage lower limit)  $\times 2 \times m/255$ ) + 2 × reference voltage lower limit

 $= ((AV_{DD1} \times 5/10 - AGND1) \times 2 \times 139/255) + 2 \times AGND1$  $= ((5 \times 5/10 - 0) \times 2 \times 139/255) + 2 \times 0$ = 2.73 V  $* AV_{DD1} = 5 V$ \* AGND1 = 0 V\* m (DAC2C register value) = 139 (8BH)

<4> Specify the analog voltage to be output to DAC control register 3 (DAC3C).

- In this application note, D/A converter Ch3 is used to generate a bias voltage for configurable amplifier Ch3 (used as a non-inverting amplifier). Set the DAC3C register to 67H to specify 2.02 V as the voltage output from the DAC3\_OUT pin. (Note that the value set to the DAC3C register is a reference value. The user needs to evaluate the system to determine the actual values.)
- DAC3\_OUT = ((reference voltage upper limit reference voltage lower limit)  $\times 2 \times m/255$ ) + 2 × reference voltage lower limit

$$= ((AV_{DD1} \times 5/10 - AGND1) \times 2 \times 103/255) + 2 \times AGND1$$
  
= ((5 × 5/10 - 0) × 2 × 103/255) + 2 × 0  
= 2.02 V  
\* AV\_{DD1} = 5 V  
\* AGND1 = 0 V  
\* m (DAC3C register value) = 103 (67H)

<5> Set DAC2OF to 1 and DAC3OF to 1 in power control register 1 (PC1) to enable operation of D/A converter channels Ch2 and Ch3.

By executing the above steps, D/A converter channels Ch2 and Ch3 start operating.

Follow the procedure below to stop D/A converter channels Ch2 and Ch3.

<1> Set DAC2OF to 0 and DAC3OF to 0 in power control register 1 (PC1) to stop operation of D/A converter channels Ch2 and Ch3.

By executing the above step, D/A converter channels Ch2 and Ch3 stop operating.

In this application note, the operation of the configurable amplifiers is stopped before reconfiguring the amplifiers. At the same time, D/A converter channels Ch2 and Ch3 stop operating. The configurable amplifiers are then reconfigured and the operation of the configurable amplifiers and D/A converter is restarted. The output of the configurable amplifiers is then A/D converted by the A/D converter in the microcontroller block once the settling time has elapsed.

\* \*

#### 5.3.2 Procedure for setting the D/A converter when connecting a force sensor

In this application note, D/A converter Ch3 in the analog block is used to generate a bias voltage for configurable amplifier Ch3 (used as an instrumentation amplifier) when connecting a force sensor.

Follow the procedure below to start D/A converter Ch3.

- <1> Set VRT1 to 0 and VRT0 to 0 in the DAC reference voltage control register (DACRC) to specify " $AV_{DD1} \times 5/10$ " as the upper limit of the reference voltage (VRT) for the D/A converter.
- <2> Set VRB1 to 0 and VRB0 to 0 in the DAC reference voltage control register (DACRC) to specify AGND1 as the lower limit of the reference voltage (VRB) for the D/A converter.

<3> Specify the analog voltage to be output to DAC control register 3 (DAC3C).

- In this application note, D/A converter Ch3 is used to generate a bias voltage for configurable amplifier Ch3 (used as an instrumentation amplifier). Set the DAC3C register to 80H to specify 2.51 V as the voltage output from the DAC3\_OUT pin. (Note that the value set to the DAC3C register is a reference value. The user needs to evaluate the system to determine the actual values.)
- DAC3\_OUT = ((reference voltage upper limit reference voltage lower limit)  $\times 2 \times m/255$ ) + 2 × reference voltage lower limit

=  $((AV_{DD1} \times 5/10 - AGND1) \times 2 \times 128/255) + 2 \times AGND1$ =  $((5 \times 5/10 - 0) \times 2 \times 128/255) + 2 \times 0$ = 2.51 V

 $* AV_{DD1} = 5 V$ 

\* AGND1 = 0 V

\* m (DAC3C register value) = 128 (80H)

<4> Set DAC3OF to 1 in power control register 1 (PC1) to enable operation of D/A converter Ch3. By executing the above steps, D/A converter Ch3 starts operating.

Follow the procedure below to stop D/A converter Ch3.

<1> Set DAC3OF to 0 in power control register 1 (PC1) to stop operation of D/A converter Ch3. By executing the above step, D/A converter Ch3 stops operating.

In this application note, the operation of the configurable amplifiers is stopped before reconfiguring the amplifiers. At the same time, D/A converter Ch3 stops operating. The configurable amplifiers are then reconfigured and the operation of the configurable amplifiers and D/A converter is restarted. The output of the configurable amplifiers is then A/D converted by the A/D converter in the microcontroller block once the settling time has elapsed.



#### 5.4 Analog Block Settling Time

When operation of the configurable amplifier is started (by setting AMPnOF (n = 1 to 3) to 1 in power control register 1 (PC1)) after having been stopped (by setting AMPnOF (n = 1 to 3) to 0 in PC1), a settling time ( $T_s$ ) is required for the output of the amplifier to stabilize.

#### 5.4.1 Settling time of the configurable amplifier (used as non-inverting amplifier)

The settling time of the configurable amplifier (used as a non-inverting amplifier) is measured from the end of SPI command (the data that changes the setting of the AMPnOF (n = 1 to 3) bit from 0 to 1 is latched) until the output voltage from the configurable amplifier (AMPn\_OUT (n = 1 to 3)) is within  $\pm 0.1\%$  of the final output voltage.

The required settling time of the configurable amplifier when used as a non-inverting amplifier is shown in Table 5.1 below, based on the electrical specifications described in the RL78/G1E Hardware User's Manual.

#### Table 5.1 Settling Time of Configurable Amplifier (Used as Non-Inverting Amplifier)

Parameter	Symbol	Conditions	Ratings		Unit	
			MIN	ТҮР	MAX	
Settling time	Τ <sub>s</sub>	High-speed mode (CC1, CC0 = 0, 0) Gain: 10 dB	_	_	9	μs

#### 5.4.2 Settling time of the configurable amplifier (used as instrumentation amplifier)

The settling time of the configurable amplifier (used as a non-inverting amplifier) is measured from the end of SPI command (the data that changes the setting of the AMPnOF (n = 1 to 3) bit from 0 to 1 is latched) until the output voltage from the configurable amplifier (AMPn\_OUT (n = 1 to 3)) is within  $\pm 0.1\%$  of the final output voltage.

The required settling time of the configurable amplifier when used as an instrumentation amplifier is shown in Table 5.2 below, based on the electrical specifications described in the RL78/G1E Hardware User's Manual.

#### Table 5.2 Settling Time of Configurable Amplifier (Used as Instrumentation Amplifier) DU

$(-40^{\circ}C \le T_A \le 85^{\circ}C, AV_{DD1} = AV_{DD2} = AV_{DD3} = DV_{DD} = 5.0 V, AMP1OF = AMP2OF = AMP3OF = 1)$							
Parameter	Parameter Symbol Conditions Ratings Unit					Unit	
			MIN	ТҮР	MAX		
Settling time	Ts	High-speed mode (CC1, CC0 = 0, 0) Gain: 20 dB	_	-	9	μs	

### 5.4.3 D/A converter settling time

When operation of the D/A converter is started (by setting DACnOF (n = 1 to 4) to 1 in power control register 1 (PC1)) after having been stopped (by setting DACnOF (n = 1 to 4) to 0 in PC1), a settling time ( $t_{SET}$ ) is required for the output of the D/A converter to stabilize.

The settling time of the D/A converter is measured from the end of SPI command (the data that changes the setting of the DACnOF (n = 1 to 4) bit from 0 to 1 is latched) until the output voltage from the D/A converter (DACn\_OUT (n = 1 to 4)) is within  $\pm 1.0\%$  of the final output voltage.

The required settling time of the D/A converter is shown in **Table 5.3** below, based on the electrical specifications described in the *RL78/G1E Hardware User's Manual*.

#### Table 5.3 D/A Converter Settling Time

 $(-40^{\circ}C \le T_A \le 85^{\circ}C, AV_{DD1} = AV_{DD2} = AV_{DD3} = DV_{DD} = 5.0 V, DAC1OF = DAC2OF = DAC3OF = DAC4OF = 1)$ 

Parameter	Symbol	Conditions	Ratings			Unit
			MIN	ТҮР	MAX	
Settling time	t <sub>SET</sub>	_	-	-	100	μs

#### 5.4.4 Settling time of the variable output voltage regulator

When operation of the variable output voltage regulator is started (by setting LDOOF to 1 in power control register 2 (PC2)) after having been stopped (by setting LDOOF to 0 in PC2), a settling time ( $t_{SET}$ ) is required for the output of the variable output voltage regulator to stabilize.

The required settling time of the variable output voltage regulator is shown in **Table 5.4** below, based on the electrical specifications described in the *RL78/G1E Hardware User's Manual*.

#### Table 5.4 Settling Time of Variable Output Voltage Regulator

 $(-40^{\circ}C \le T_A \le 85^{\circ}C, AV_{DD1} = AV_{DD2} = AV_{DD3} = DV_{DD} = 5.0 \text{ V}, LDOOF = 1)$ 

Parameter	Symbol	Conditions	Ratings			Unit
			MIN	ТҮР	MAX	
Settling time	t <sub>SET</sub>	—	-	-	5.0	ms

Caution The rating in Table 5.4 applies to when a 4.7 µF (recommended value) capacitor is connected to the LDO\_OUT pin and a 0.1 µF (recommended value) capacitor is connected to the BGR\_OUT pin.



# 6. Software

# 6.1 Timing Chart

In this application note, the operation of the configurable amplifiers and D/A converters is stopped before reconfiguring the amplifiers. The configurable amplifiers are then reconfigured and the operation of the configurable amplifiers and D/A converters is restarted. The output of the configurable amplifiers is then A/D-converted by the A/D converter in the microcontroller block once the settling time has elapsed.

A timing chart showing the amplifier reconfiguration described in this application note is shown below.




Figure 6.1 Timing of Amplifier Reconfiguration in Analog Block

- <1> Upon occurrence of the interrupt request triggered by the completion of counting by channel 1 of timer array unit 0 (INTTM01), configurable amplifier channels Ch1 to Ch3 and D/A converter channels Ch2 and Ch3 stop operating, configurable amplifier channels Ch2 and Ch3 are reconfigured as non-inverting amplifiers, D/A converter Ch2 is reconfigured for generating a bias voltage for configurable amplifier Ch2 (used as a non-inverting amplifier), and D/A converter Ch3 is reconfigured for generating a bias voltage for configurable amplifier Ch3 (used as a non-inverting amplifier).
- <2> Configurable amplifier channels Ch2 and Ch3 (used as non-inverting amplifiers) and D/A converter channels Ch2 and Ch3 start operating.
- <3> Once the 100 µs settling time, which is counted by using channel 3 of timer array unit 0 (this is the D/A converter's settling time, which is longer than the configurable amplifier settling time), has elapsed, the A/D converter in the microcontroller block A/D converts the voltage output from the AMP3\_OUT pin of configurable amplifier Ch3 (used as a non-inverting amplifier).
- <4> 5 ms later, upon occurrence of the interrupt request triggered by the completion of counting by channel 1 of timer array unit 0 (INTTM01), configurable amplifier channels Ch2 and Ch3 and D/A converter channels Ch2 and Ch3 stop operating, configurable amplifier channels Ch1 to Ch3 are reconfigured as instrumentation amplifiers, and D/A converter Ch3 is reconfigured for generating a bias voltage for configurable amplifier Ch3 (used as an instrumentation amplifier).
- <5> Configurable amplifier channels Ch1 to Ch3 (used as instrumentation amplifiers) and D/A converter Ch3 start operating.
- <6> Once the 100 µs settling time, which is counted by using channel 3 of timer array unit 0 (this is the D/A converter's settling time, which is longer than the configurable amplifier settling time), has elapsed, the A/D converter in the microcontroller block A/D converts the voltage output from the AMP3\_OUT pin of configurable amplifier Ch3 (used as an instrumentation amplifier).



# 6.2 Settings of Analog Block Registers

This section describes the settings of the SPI control registers in the analog block of the RL78/G1E (R5F10FMx) used in this application note. This section omits descriptions of the SPI control registers not used in this application note. (They are used with their default values.)

#### Caution For how to specify the SPI control register settings, see the RL78/G1E Hardware User's Manual.

- (1) Configuration register 1 (CONFIG1)
- (a) When connecting an MR sensor

Set all the switches of configurable amplifier Ch2 to "non-inverting amplifier" mode.

Address: 00H	After res	set: 00H	R/W	Set	value: 02H			
Symbol	7	6	5	4	3	2	1	0
CONFIG1	0	SW11	SW12	SW13	0	SW21	SW22	SW23
Set value	0	0	0	0	0	0	1	0

#### (b) When connecting a force sensor

Set all the switches of configurable amplifier channels Ch1 and Ch2 to "instrumentation amplifier" mode.

Address: 00H	After res	set: 00H	R/W	Set	value: 22H			
Symbol	7	6	5	4	3	2	1	0
CONFIG1	0	SW11	SW12	SW13	0	SW21	SW22	SW23
Set value	0	0	1	0	0	0	1	0

#### (2) Configuration register 2 (CONFIG2)

#### (a) When connecting an MR sensor

Set the switches of configurable amplifier Ch2 to "non-inverting amplifier" mode.

Address: 01H	After res	set: 00H	R/W	Set value: 20H				
Symbol	7	6	5	4	3	2	1	0
CONFIG2	0	SW31	SW32	SW33	0	SW02	SW01	SW00
Set value	0	0	1	0	0	0	0	0

#### (b) When connecting a force sensor

Set the switches of configurable amplifier Ch3 to "instrumentation amplifier" mode.

Address: 01H	After res	set: 00H	R/W	Set	value: 11H			
Symbol	7	6	5	4	3	2	1	0
CONFIG2	0	SW31	SW32	SW33	0	SW02	SW01	SW00
Set value	0	0	0	1	0	0	0	1

(3) MPX setting register 1 (MPX1)

(a) When connecting an MR sensor

Specify the "D/A converter Ch2 output signal or the VREFIN2 pin" as the source of inverted input to configurable amplifier Ch2, and the MPXIN40 pin as the source of non-inverted input to configurable amplifier Ch2.

Address: 03H	After res	set: 00H	R/W	Set	value: 08H			
Symbol	7	6	5	4	3	2	1	0
MPX1	MPX11	MPX10	MPX21	MPX20	MPX31	MPX30	MPX41	MPX40
Set value	0	0	0	0	1	0	0	0

#### (b) When connecting a force sensor

Specify the open pin as the source of inverted input to configurable amplifier Ch1, and the MPXIN21 pin as the source of non-inverted input to configurable amplifier Ch1.

Specify the open pin as the source of inverted input to configurable amplifier Ch2, and the MPXIN41 pin as the source of non-inverted input to configurable amplifier Ch2.

Address: 03H	After res	set: 00H	R/W	Set	value: DDH			
Symbol	7	6	5	4	3	2	1	0
MPX1	MPX11	MPX10	MPX21	MPX20	MPX31	MPX30	MPX41	MPX40
Set value	1	1	0	1	1	1	0	1

#### (4) MPX setting register 2 (MPX2)

#### (a) When connecting an MR sensor

Specify the "D/A converter Ch3 output signal or the VREFIN3 pin" as the source of inverted input to configurable amplifier Ch3, and the configurable amplifier Ch2 output signal as the source of non-inverted input to configurable amplifier Ch3.

Address: 04H	After res	set: 00H	R/W	Set	value: 43H			
Symbol	7	6	5	4	3	2	1	0
MPX2	0	MPX52	MPX51	MPX50	0	MPX62	MPX61	MPX60
Set value	0	1	0	0	0	0	1	1

#### (b) When connecting a force sensor

Specify the configurable amplifier Ch1 output signal as the source of inverted input to configurable amplifier Ch3, and the configurable amplifier Ch2 output signal as the source of non-inverted input to configurable amplifier Ch3.

Address: 04H	After res	set: 00H	R/W	Set	value: 23H			
Symbol	7	6	5	4	3	2	1	0
MPX2	0	MPX52	MPX51	MPX50	0	MPX62	MPX61	MPX60
Set value	0	0	1	0	0	0	1	1

(5) Gain control register 1 (GC1)

(a) When connecting an MR sensor

This register is not used.

(b) When connecting a force sensor

Set 03H as the setting for when configurable amplifier Ch1 is used as an instrumentation amplifier.

Address: 06H	After res	After reset: 00H R/W		Set	value: 03H			
Symbol	7	6	5	4	3	2	1	0
GC1	0	0	0	AMPG14	AMPG13	AMPG12	AMPG11	AMPG10
Set value	0	0	0	0	0	0	1	1

#### (6) Gain control register 2 (GC2)

(a) When connecting an MR sensor

Set the gain of configurable amplifier Ch2 (used as a non-inverting amplifier) to 11 dB (Typ.).

Address: 07H	After res	set: 00H	R/W	Set	value: 01H			
Symbol	7	6	5	4	3	2	1	0
GC2	0	0	0	AMPG24	AMPG23	AMPG22	AMPG21	AMPG20
Set value	0	0	0	0	0	0	0	1

(b) When connecting a force sensor

Set 03H as the setting for when configurable amplifier Ch2 is used as an instrumentation amplifier.

Address: 07H	After res	set: 00H	R/W	Set	value: 03H			
Symbol	7	6	5	4	3	2	1	0
GC2	0	0	0	AMPG24	AMPG23	AMPG22	AMPG21	AMPG20
Set value	0	0	0	0	0	0	1	1

#### (7) Gain control register 3 (GC3)

(a) When connecting an MR sensor

Set the gain of configurable amplifier Ch3 (used as a non-inverting amplifier) to 25 dB (Typ.).

Address: 08H	After res	set: 00H	R/W	Set	value: 09H			
Symbol	7	6	5	4	3	2	1	0
GC3	0	0	0	AMPG34	AMPG33	AMPG32	AMPG31	AMPG30
Set value	0	0	0	0	1	0	0	1

(b) When connecting a force sensor

Set the gain of configurable amplifier Ch3 (used as an instrumentation amplifier) to 34 dB (Typ.).

Address: 08H	After res	set: 00H	R/W	Set	value: 07H			
Symbol	7	6	5	4	3	2	1	0
GC3	0	0	0	AMPG34	AMPG33	AMPG32	AMPG31	AMPG30
Set value	0	0	0	0	0	1	1	1

(8) AMP operation mode control register (AOMC)

Set the operating mode of configurable amplifier channels Ch1 to Ch3 to "high-speed mode".

Address: 09H	After res	After reset: 00H R/W Set value: 00H						
Symbol	7	6	5	4	3	2	1	0
AOMC	0	0	0	0	0	0	CC1	CC0
Set value	0	0	0	0	0	0	0	0

(9) LDO control register (LDOC)

Set the output voltage of the variable output voltage regulator to 3.3 V (Typ.).

Address: 0BH	After reset: 0DH R/W			Set	value: 0DH			
Symbol	7	6	5	4	3	2	1	0
LDOC	0	0	0	0	LDO3	LDO2	LDO1	LDO0
Set value	0	0	0	0	1	1	0	1

(10) DAC reference voltage control register (DACRC)

Set the upper (VRT) and lower (VRB) limits of the reference voltage for the D/A converter to  $AV_{DD1} \times 5/10$  and AGND1, respectively.

Address: 0CH	After res	set: 00H	R/W	Set	value: 00H			
Symbol	7	6	5	4	3	2	1	0
DACRC	0	0	0	0	VRT1	VRT0	VRB1	VRB0
Set value	0	0	0	0	0	0	0	0

(11) DAC control register 2 (DAC2C)

(a) When connecting an MR sensor

Set the analog voltage to be output to the DAC2\_OUT pin to 2.73 V.

Address: 0E	H After res	set: 80H	R/W	Set	value: 8BH			
Symbol	7	6	5	4	3	2	1	0
DAC2C	DAC27	DAC26	DAC25	DAC24	DAC23	DAC22	DAC21	DAC20
Set value	1	0	0	0	1	0	1	1

#### (b) When connecting a force sensor

This register is not used.

#### (12) DAC control register 3 (DAC3C)

#### (a) When connecting an MR sensor

Set the analog voltage to be output to the DAC3\_OUT pin to 2.02 V.

Address: 0FI	Address: 0FH After reset: 80H			Set	value: 67H			
Symbol	7	6	5	4	3	2	1	0
DAC3C	DAC37	DAC36	DAC35	DAC34	DAC33	DAC32	DAC31	DAC30
Set value	0	1	1	0	0	1	1	1

#### (b) When connecting a force sensor

Set the analog voltage to be output to the DAC3\_OUT pin to 2.51 V.

Address: 0FH	After res	set: 80H	R/W	Set	value: 80H			
Symbol	7	6	5	4	3	2	1	0
DAC3C	DAC37	DAC36	DAC35	DAC34	DAC33	DAC32	DAC31	DAC30
Set value	1	0	0	0	0	0	0	0

#### (13) Power control register 1 (PC1)

Specify whether to enable or stop operation of configurable amplifier channels Ch1 to Ch3 and D/A converter channels Ch2 and Ch3.

Address: 11H	1H After reset: 00H		R/W	Set	value: **H			
Symbol	7	6	5	4	3	2	1	0
PC1	DAC4OF	DAC3OF	DAC2OF	DAC1OF	0	AMP3OF	AMP2OF	AMP1OF
Set value	0	*	*	0	0	*	*	*

**Remark**: \* = Write 1 to this bit to enable operation of the configurable amplifier and D/A converter, and 0 to stop operation.

#### (14) Power control register 2 (PC2)

Enable operation of the variable output voltage regulator and reference voltage generator.

Address: 12H	After res	set: 00H	R/W	Set	value: 02H			
Symbol	7	6	5	4	3	2	1	0
PC2	0	0	0	GAINOF	LPFOF	HPFOF	LDOOF	TEMPOF
Set value	0	0	0	0	0	0	1	0

## 6.3 Settings of Microcontroller Block Registers

The register settings specified for the microcontroller block of the RL78/G1E (R5F10FMx) are shown below. This section omits descriptions of the SPI control registers not used in this application note. (They are used with their default values.)

Caution For how to specify the microcontroller block register settings, see the *RL78/G1E Hardware User's Manual*.

- (1) User option bytes
- (a) User option byte (000C0H/010C0H)

Disable operation of the watchdog timer counter.

Address: 00	0C0H/010C0	ЭН				Set value: E	EH			
Symbol	7	6	5	4	3	2	1	0		
	WDTINT	WINDOW	WINDOW	WDTON	WDCS2	WDCS1	WDCS0	WDSTBY		
		1	0					ON		
Set value	1	1	1	0	1	1	1	0		

#### (b) User option byte (000C1H/010C1H)

Set the LVD operation mode to "reset mode", and the LVD detection level ( $V_{LVIH}$ ) when the voltage is rising to 4.06 V and when the voltage is falling to 3.98 V.

Address: 00	0C1H/010C <sup>2</sup>	1H				Set value: 7	3H				
Symbol	7	6	5	5 4 3 2 1							
	VPOC2	VPOC1	VPOC0	1	LVIS1	LVIS0	LVIMDS1	LVIMDS0			
Set value	0	1	1	1	0	0	1	1			

#### (c) User option byte (000C2H/010C2H)

Set the flash operation mode to "HS (high speed main) mode" and select 32 MHz as the high-speed on-chip oscillator frequency.

Address: 00	0C2H/010C2	2H				Set value: E	8H					
Symbol	7	6	5	3	2	1	0					
	CMODE1	CMODE0	1	0	FRQSEL FRQSEL FRQSEL FRQSE							
					3	2	1	0				
Set value	1	1	1	0	1	0						

#### (d) On-chip debug option byte (000C3H/010C3H)

Enable on-chip debugging and specify that the flash memory data is erased if security ID authorization fails.

Address: 00	0C3H/010C3	3H				Set value: 84	4H					
Symbol	7 6 5 4 3 2 1											
	OCDENS	0	0	0	0	1	0	OCDERS				
	ET							D				
Set value	1	0	0	0	0	1	0	0				

#### (2) Clock generator

(a) Clock operation mode control register (CMC)

Set the operation mode of the high-speed system clock pin to "input port".

Address: FFI	FA0H	Afte	r reset: 00H	R/W		Set value: 10	ЭН	
Symbol	7	6	5	4	3	2	1	0
CMC	EXCLK	OSCSEL	0	0	0	0	0	AMPH
Set value	0 0		0	1	0	0	0	0

#### (b) Clock operation status control register (CSC)

Set the operation mode of the high-speed system clock (in input port mode) to "input port" and the operation mode of the high-speed on-chip oscillator to "high-speed on-chip oscillator operating".

Address: FF	FA1H	Afte	r reset: C0H	R/W		Set value: C	0H	
Symbol	7	6	5	4	3	2	1	0
CSC	MSTOP	1	0	0	0	0	0	HIOSTOP
Set value	1	1	0	0	0	0	0	0

#### (c) System clock control register (CKC)

Select the high-speed on-chip oscillator clock ( $f_{MAIN}$ ) as the main system clock ( $f_{IH}$ ).

Address: FF	FA4H	Afte	r reset: 00H	R/W		Set value: 00	ЭН	
Symbol	7	6	5	4	3	2	1	0
CKC	CLS	0	MCS	MCM0	0	0	0	0
Set value	0	0	0	0	0	0	0	0

#### (d) Operation speed mode control register (OSMC)

Select the low-speed on-chip oscillator clock as the interval timer operation clock.

Address: F00	DF3H	Afte	r reset: 00H	R/W		Set value: 10	ЭН	
Symbol	7	6	5	4	3	2	1	0
OSMC	0	0	0	WUTMM CK0	0	0	0	0
Set value	0	0	0	1	0	0	0	0

#### (e) Peripheral enable register 0 (PER0)

Enable the input clock supply to the A/D converter, serial array unit 1, and timer array unit 0.

Address: F0	0F0H	Afte	r reset: 00H	R/W	1	Set value: 29	ЭH	
Symbol	7	6	5	4	3	2	1	0
PER0	RTCEN	0	ADCEN	0	SAU1EN	SAU0EN	0	TAU0EN
Set value	Set value 0 0		1	0	1	0	0	1

#### (3) Serial array unit 1

(a) Serial mode register 11 (SMR11)

Specify the operation clock specified by the SPS1 register (CK10) as the operation clock for channel 1 ( $f_{MCK}$ ), the divided operation clock ( $f_{MCK}$ ) specified by the CKS11 bit as the transfer clock for channel 1 ( $f_{TCLK}$ ), CSI mode as the channel 1 operation mode, and the transfer end interrupt or buffer empty interrupt as the channel 1 interrupt source.

Address:	F0152	2H, F0 <sup>-</sup>	153H	Af	ter res	et: 002	20H	R/\	Ν		Set va	alue: C	02*H			
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SMR11	CKS11	CCS11	0	0	0	0	0	STS11	0	SIS110	-	0	0	MD112	MD111	MD110
Set value	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	*

**Remark**: \* = Switch the transfer end interrupt (= 0) and buffer empty interrupt (= 1) by using software.

(b) Serial communication operation setting register 11 (SCR11)

Specify "transmission/reception" as the channel 1 operation mode, "Type 1" as the data and clock phase in CSI mode, "MSB first" as the data transfer order, and "8 bits" as the transfer data length.

Address:	F015A	H, F0	15BH	Af	ter res	et: 008	87H	R/\	N		Set v	alue: C	C007H			
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SCR11	TXE11	RXE11	DAP11	CKP11	0	EOC11	PTC111	PTC110	DIR11	0	0	SLC110	0	L	٢	DLS110
Set value	1	1	0	0	0	0	0	0	0	0	0	0	0	1	1	1

#### (c) Serial data register 11 (SDR11)

Specify " $f_{MCK}/32$ " as the transfer clock generated by dividing the operation clock ( $f_{MCK}$ ). The lower 8 bits (bits 7 to 0) function as a transmission/reception buffer register.


Address:	FFF4A	λH, FF	F4BH	Af	ter res	et: 000	DOH	R٨	N		Set va	alue: 1	E**H			
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SDR11	-	-	-	_	_	_	_	_	_	_	_	_	_	_	-	—
Set value	0	0	0	1	1	1	1	0	*	*	*	*	*	*	*	*



#### (d) Serial channel stop register 1 (ST1)

Specify whether the trigger to stop operation of channel 1 is the "no trigger operation" or "clear the SE11 bit to 0 to stop the communication operation".

Address:	F0164	H, F0′	165H	Af	ter res	et: 000	00H	RΛ	N		Set va	alue: 0	00*H			
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ST1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	ST11	ST10
Set value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	*	0



#### (e) Serial clock select register 1 (SPS1)

Specify "32 MHz when  $f_{CLK} = 32$  MHz" as the operation clock (CK10).

Address:	F0166	H, F0′	167H	Af	ter res	et: 000	D0H	RΛ	N		Set va	alue: C	000H			
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SPS1	0	0	0	0	0	0	0	0	PRS113	PRS112	PRS111	PRS110	PRS103	PRS102	PRS101	PRS100
Set value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### (f) Serial output register 1 (SO1)

Set the serial clock output of channel 1 to "1" and the serial data output to "0".

Address:	F0168	H, F0 <sup>-</sup>	169H	Af	ter res	et: 0F	0FH	R/\	N		Set va	alue: C	301H			
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SO1	0	0	0	0	0	0	CK011	CKO10	0	0	0	0	0	0	SO11	SO10
Set value	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	1

#### (g) Serial output enable register 1 (SOE1)

Specify whether to enable the serial output of channel 1 during serial communication.

Address:	F016A	Η, F0 <sup>-</sup>	16BH	Af	ter res	et: 000	DOH	R٨	N		Set va	alue: 0	00*H			
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOE1															11	10
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SOE	SOE
Set value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	*	0

**Remark**: \* = Write 1 to this bit to start serial communication and 0 to stop serial communication.

# (h) Serial channel start register 1 (SS1)

Specify that the trigger to start operation of channel 1 is "clear the SE11 bit to 1 and enter the communication wait status".

Address:	F0162	:H, F0 <sup>-</sup>	163H	Af	ter res	et: 000	DOH	RΛ	N		Set va	alue: C	00*H			
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SS1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SS11	SS10
Set value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	*	0

**Remark**: \* = Write 1 to this bit only when starting serial communication.

(4) Ports

(a) Port mode registers

Select the Pmn pin I/O mode (m = 0 to 2, 4, 6, 7, 14, 15; n = 0 to 7).


Address: FF	F20H	After reset: I	FFH	R/W	Set valu	e: 9FH		
Symbol	7	6	5	4	3	2	1	0
PM0	1	PM06	PM05	PM04	PM03	PM02	PM01	PM00
Set value	1	0	0	1	1	1	1	1
Address: FF	F21H	After reset: I	FH	R/W	Set valu	e: BFH		
Symbol	7	6	5	4	3	2	1	0
PM1	1	PM16	PM15	PM14	PM13	PM12	PM11	PM10
Set value	1	0	1	1	1	1	1	1
Addresse FF	FOOL	After reacts		R/W	Saturalu	a. 15U		
Address: FF Symbol	r22⊓ 7	After reset: I 6	-rn 5	K/VV 4	Set valu 3	e. irn 2	1	0
PM2	PM27	PM26	PM25	4 PM24	PM23	PM22	PM21	PM20
Set value	0	0	0	1 1012-4	1	1	1	1
Set value	U	v	U		•	I	•	•
Address: FF	F24H	After reset: I	FH	R/W	Set valu	e: F7H		
Symbol	7	6	5	4	3	2	1	0
PM4	1	1	1	1	PM43	PM42	PM41	PM40
Set value	1	1	1	1	0	1	1	1
==				5 4 4 /				
Address: FF		After reset: I		R/W	Set valu		4	0
Symbol	7	6	5	4	3	2	1	0
PM6	1 1	1	1 1	1 1	PM63	PM62	PM61	PM60
Set value		I			0	0	0	0
Address: FF	F27H	After reset: I	FH	R/W	Set valu	e: 02H		
Symbol	7	6	5	4	3	2	1	0
PM7	PM77	PM76	PM75	PM74	PM73	PM72	PM71	PM70
Set value	0	0	0	0	0	0	1	0
					Ontrial			
Address: FF	F2EH 7	After reset: I 6	-FH 5	R/W 4	Set valu 3	e: FDH 2	1	0
Symbol PM14	/ 1	0	5	4	3	2	PM141	0 PM140
Set value	1	1	1	1	1	1	<b>0</b>	PM140 1
Set value	I	1	1		I	I	U	I

Address: FF	F2FH	After reset: I	FH	R/W	Set valu	e: E0H		
Symbol	7	6	5	4	3	2	1	0
PM15	1	1	1	PM154	PM153	PM152	PM151	PM150
Set value	1	1	1	0	0	0	0	0

#### (b) Port registers

Control the Pmn pin output data (m = 0 to 2, 4, 7, 13, 14; n = 0 to 5 and 7).

Address: FF	F00H	After reset: (	HOC	R/W	Set valu	e: 00H		
Symbol	7	6	5	4	3	2	1	0
P0	0	0	0	P04	P03	P02	P01	P00
Set value	0	0	0	0	0	0	0	0
Address: FF	E01H	After reset: (	ากษ	R/W	Set valu	o. 00H		
Symbol	7	6	5	4	3	2	1	0
P1	0	0	P15	P14	P13	P12	P11	P10
Set value	0	0	P 15	0	P 13	0	0	0
	U	Ū	Ŭ	Ŭ	Ū	Ŭ	Ŭ	Ū
Address: FF	F02H	After reset: (	ЮН	R/W	Set valu	e: 00H		
Symbol	7	6	5	4	3	2	1	0
P2	0	0	0	P24	P23	P22	P21	P20
Set value	0	0	0	0	0	0	0	0
-								
Address: FF	F04H	After reset: (		R/W	Set valu	e: 00H		
Symbol	7	6	5	4	3	2	1	0
P4	0	0	0	0	0	P42	P41	P40
Set value	0	0	0	0	0	0	0	0
		After reacts (			Cativalu	o. 0*I I		
Address: FF		After reset: (		R/W	Set valu		4	0
Symbol	7	6	5	4	3	2	1	0
P7	0	0	0	0	P73	P72	P71	P70
Set value	0	0	0	0	*	1	0	1
Address: FF	FODH	After reset:	Indefined	R/W	Set valu	e: 01H		
Symbol	7	6	5	4	3	2	1	0
P13	P137	0	0	0	0	0	0	P130
Set value	0	0	0	0	0	0	0	1
L		1	1	1	1	1		
Address: FF	F0EH	After reset: (	HOC	R/W	Set valu	e: 00H		
Symbol	7	6	5	4	3	2	1	0
P14	0	0	0	0	0	0	0	P140
Set value	0	0	0	0	0	0	0	0



(c) Port mode control register 7 (PMC7)

Specify whether the P70 pin is used as a digital I/O pin or an analog input pin.

Address: FF	F67H	After reset: I	FFH R/W		Set valu	e: FEH		
Symbol	7	6	5	4	3	2	1	0
PMC7	1	1	1	1	1	1	1	PMC70
Set value	1	1	1	1	1	1	1	0

#### (5) A/D converter

#### (a) A/D converter mode register 0 (ADM0)

Enable A/D conversion, specify "select" as the A/D conversion channel selection mode, enable operation of the A/D voltage comparator, and set the A/D conversion time to 54  $\mu$ s (12-bit A/D conversion, no stabilization wait (hardware trigger no-wait mode), AV<sub>DD</sub> = 2.7 to 3.6 V, f<sub>CLK</sub> = 32 MHz).

Address: FF	F30H	After reset: 0	00H	R/W	Set valu	e: *1H		
Symbol	7	6	5	4	3	2	1	0
ADM0	ADCS	ADMD	FR2	FR1	FR0	LV1	LV0	ADCE
Set value	*	0	0	0	0	0	0	1

**Remark**: \* = Write 1 to this bit only when starting A/D conversion.

#### (b) A/D converter mode register 1 (ADM1)

Specify software trigger mode as the A/D conversion trigger mode and one-shot conversion mode as the A/D conversion operation mode.

Address: FF	F32H	After reset: 0	00H	R/W	Set valu	e: 20H		
Symbol	7	6	5	4	3	2	1	0
ADM1	ADTMD1	ADTMD0	ADSCM	0	0	0	ADTRS1	ADTRS0
Set value	0	0	1	0	0	0	0	0

#### (c) A/D converter mode register 2 (ADM2)

Specify  $AV_{DD}$  as the positive reference voltage supply of the A/D converter,  $AV_{SS}$  as the negative reference voltage supply of the A/D converter, the generation of an interrupt signal (INTAD) if the conversion result upper/lower limit check results in ADLL register value  $\leq$  ADCR register value  $\leq$  ADUL register value, disable the SNOOZE mode, and set the A/D conversion resolution to "12 bits".

Address: F0	010H	After reset: 0	00H	R/W	Set value	e: 00H		
Symbol	7	6	5	4	3	2	1	0
ADM2	ADREFP1	ADREFP0	ADREFM	0	ADRCK	AWC	0	ADTYP
Set value	0	0	0	0	0	0	0	0

(d) Conversion result comparison upper limit setting register (ADUL)

Set the A/D conversion result comparison upper limit to FFH.

Address: F0	011H	After reset: F	FFH	R/W	Set valu	e: FFH		
Symbol	7	6	5	4	3	2	1	0
ADUL	ADUL7	ADUL6	ADUL5	ADUL4	ADUL3	ADUL2	ADUL1	ADUL0
Set value	1	1	1	1	1	1	1	1

(e) Conversion result comparison lower limit setting register (ADLL)

Set the A/D conversion result comparison lower limit to 00H.

Address: F00	012H	After reset: (	00H	R/W	Set valu	e: 00H		
Symbol	7	6	5	4	3	2	1	0
ADLL	ADLL7	ADLL6	ADLL5	ADLL4	ADLL3	ADLL2	ADLL1	ADLL0
Set value	0	0	0	0	0	0	0	0

(f) Analog input channel specification register (ADS)

Specify ANI2 as the A/D conversion channel (in select mode (ADMD = 0)).

Address: FF	F31H	After reset: 0	D0H	R/W	Set valu	e: 02H		
Symbol	7	6	5	4	3	2	1	0
ADS	ADISS	0	0	ADS4	ADS3	ADS2	ADS1	ADS0
Set value	0	0	0	0	0	0	1	0

#### (g) A/D port configuration register (ADPC)

Specify "analog input" (not "digital I/O") as the I/O mode of the P24/ANI4, P23/ANI3, P22/ANI2, P21/ANI1, and P20/ANI0 pins.


Address: F0	076H	After reset: (	D0H	R/W	Set valu	e: 00H		
Symbol	7	6	5	4	3	2	1	0
ADPC	0	0	0	0	0	ADPC2	ADPC1	ADPC0
Set value	0	0	0	0	0	0	0	0

#### (6) Timer array unit 0

(a) Timer channel stop register 0 (TT0)

Specify "no trigger operation" as the trigger to stop operation of channel 3 and "operation is stopped (stop trigger is generated)" as that of channel 1.

Address:	F01B4	ιΗ, F0	1B5H	Af	ter res	et: 00	00H	R/\	Ν		Set v	alue: C	00*H			
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
тто	0	0	0	0	TTH03	0	TTH01	0	TT07	TT06	TT05	TT04	TT03	TT02	TT01	TT00
Set value	0	0	0	0	0	0	0	0	0	0	0	0	*	0	*	0



#### (b) Timer clock selection register 0 (TPS0)

Specify "32 MHz ( $f_{CLK}$  = 32 MHz)" as the CK00 operation clock and "8 MHz ( $f_{CLK}$  = 32 MHz)" as the CK01 operation clock.

Address:	F01B6	6H, F0 <sup>-</sup>	1B7H	Af	ter res	et: 000	00H	R/\	N		Set v	alue: C	030H			
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TPS0	0	0	PRS031	PRS030	0	0	PRS021	PRS020	PRS013	PRS012	PRS011	PRS010	PRS003	PRS002	PRS001	PRS000
Set value	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0

#### (c) Timer mode registers 1 and 3 (TMR01, TMR03)

Set timer mode registers 1 and 3 as follows:

- Set the operation clock of channel 1 ( $f_{MCK}$ ) to "operation clock CK01 set by TPS0".
- Set the operation clock of channel 3 (f<sub>MCK</sub>) to "operation clock CK00 set by TPS0"
- Set the count clock of channels 3 and 1 ( $f_{TCLK}$ ) to "operation clock ( $f_{MCK}$ ) specified by the CKS0n0 and CKS0n1 (n = 1 to 3) bits".
- Specify that channels 3 and 1 are used as 8-bit timers (not 16-bit timers).
- Specify "only software trigger start is valid (other trigger sources are unselected)" as the start trigger and capture trigger for channels 3 and 1.
- Specify the interval timer as the operation mode of channels 3 and 1.
- Specify "timer interrupt is not generated when counting is started (timer output does not change, either)" as the count start and interrupt setting for channels 3 and 1.

Address:	F0192	H, F0 <sup>-</sup>	193H	Af	ter res	et: 000	00H	R/\	Ν		Set va	alue: 8	H000			
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TMR01	CKS011	CKS010	0	CCS01	SPLIT01	STS012	STS011	STS010	CIS011	CIS010	0	0	MD013	MD012	MD011	MD010
Set value	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

# Switching Amplifiers When Connecting Multiple Sensors

Address:	F0196	6H, F0 <sup>-</sup>	197H	Af	ter res	et: 000	DOH	R/\	N		Set va	alue: C	000H			
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TMR03	CKS031	CKS030	0	CCS03	SPLIT03	STS032	STS031	STS030	CIS031	CIS030	0	0	MD033	MD032	MD031	MD030
Set value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### (d) Timer data registers 1 and 3 (TDR01, TDR03)

Specify the interval in the interval mode of channels 1 and 3 of timer array unit 0.

Address:	FFF1A	λH, FF	F1BH	Af	ter res	et: 000	00H	RΛ	N		Set va	alue: 9	C3FH			
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TDR01	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Set value	1	0	0	1	1	1	0	0	0	0	1	1	1	1	1	1
Address:	FFF66	SH, FF	F67H	Af	ter res	et: 000	юн	RΛ	N		Set va	alue: 0	01FH			
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TDR03	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Set value	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1

#### (e) Timer channel start register 0 (TS0)

Specify that the trigger to start operation of channel 1 and channel 3 is the setting of the TE01 and TE03 bits to 1, enabling counting.

Address:	F01B2	2H, F0	1B3H	Af	ter res	et: 000	00H	R/\	Ν		Set v	alue: C	00*H			
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TS0	0	0	0	0	TSH03	0	TSH01	0	TS07	1S06	TS05	TS04	TS03	TS02	1S01	TS00
Set value	0	0	0	0	0	0	0	0	0	0	0	0	*	0	*	0

**Remark**: \* = Write 1 to this bit only when starting the timer.



# 6.4 Functions

# Table 6.1 Functions

File Name	Function Name	Overview
main.c	main	main function
	R5F10FMx_Analog_Switch_ Process	Analog block switch processing function
	R5F10FMx LDO Enable	Analog block LDO initialization function
	 R5F10FMx_Analog_Init_MR	Analog block initialization function for MR sensor
	R5F10FMx_Analog_Init_Force	Analog block initialization function for force sensor
	R5F10FMx_Analog_Start_MR	Analog block operation start function for MR sensor
	R5F10FMx_Analog_Start_ Force	Analog block operation start function for force sensor
	R5F10FMx_Analog_Stop	Analog block operation stop function
	R5F10FMx_Analog_Switch	Analog block switching function
r_systeminit.c	R_Systeminit	MCU initialization function
	hdwinit	System initialization function
r_cg_cgc.c	R_CGC_Create	Clock generator initialization function
r_cg_port.c	R_PORT_Create	Port initialization function
r_cg_serial.c	R_SAU1_Create	SAU1 initialization function
	R_CSI21_Create	CSI21 initialization function
	R_CSI21_Start	CSI21 operation start function
	R_CSI21_Stop	CSI21 operation stop function
	R_CSI21_Send_Receive	CSI21 transmission/reception function
r_cg_serial_user	r_csi21_interrupt	INTCSI21 interrupt service function
.C	r_csi21_callback_receiveend	CSI21 reception completion function
	r_csi21_callback_error	CSI21 error handling function
	SPI_ControlRegister_Read	SPI control register read function
	SPI_ControlRegister_Write	SPI control register write function
	SPI_ControlRegister_Write_	SPI control register write check function
	Verify	
	SPI_ControlRegister_Read_ Bit	SPI control register bit read function
	SPI_ControlRegister_Write_ Bit	SPI control register bit write function
	SPI_ControlRegister_Write_ Verify_Bit	SPI control register bit write check function
r_cg_adc.c	R_ADC_Create	ADC initialization function
	R_ADC_Start	ADC operation start function
	 R_ADC_Stop	ADC operation stop function
	R_ADC_Set_OperationOn	ADC comparator operation enable function
	R_ADC_Set_OperationOff	ADC comparator operation stop function
	R_ADC_Get_Result	A/D conversion result read function
r_cg_adc_user.c	ADC_Control	A/D conversion control function
r_cg_timer.c	R_TAU0_Create	TAU0 initialization function
	R_TAU0_Channel1_Start	TAU0 Ch1 counter operation start function
	R_TAU0_Channel1_Stop	TAU0 Ch1 counter operation stop function
	R_TAU0_Channel3_Start	TAU0 Ch3 counter operation start function
	R_TAU0_Channel3_Stop	TAU0 Ch3 counter operation stop function



## 6.5 Function Specifications

The specifications of the major functions used in this application note are described below. For details about using the SPI to communicate with the analog block, see *Sample Code for Performing SPI Communication with Analog Block* (*R01AN1130E*).

#### (1) main function

Declaration	void main(void)
Overview	main routine function
Parameters	None
Return value	None
Description	<ul> <li>Initializes the variable output voltage regulator in the analog block.</li> <li>Initializes timer array unit 0 in the microcontroller block.</li> <li>Executes processing to make the system wait for the output of the variable output voltage regulator in the analog block to stabilize (for 3.0 ms).</li> <li>Initializes the A/D converter in the microcontroller block.</li> <li>Starts operation of channel 1 of timer array unit 0 in the microcontroller block.</li> <li>Calls the R5F10FMx_Analog_Switch_Process function at 5 ms intervals to switch sensors and A/D conversion.</li> </ul>

## (2) Analog block switch processing function (R5F10FMx\_Analog\_Switch\_Process)

Declaration	<pre>void R5F10FMx_Analog_Switch_Process(void)</pre>
Overview	Analog block switch processing function
Parameters	None
Return value	None
Description	Controls switching of the MR sensor and force sensor.

## (3) Analog block LDO initialization function (R5F10FMx\_LDO\_Enable)

Declaration	<pre>static uinu8_t R5F10FMx_LD0_Enable(void)</pre>
Overview	Analog block LDO initialization function
Parameters	None
Return value	0: Successful
	1: Communication with the analog block failed
Description	<ul> <li>Initializes the variable output voltage regulator in the analog block.</li> </ul>
	- Sets the variable output voltage regulator voltage to 3.3 V and enables the variable output voltage regulator and the reference voltage generator.

## (4) Analog block initialization function for MR sensor (R5F10FMx\_Analog\_Init\_MR)

Declaration	<pre>static uinu8_t R5F10FMx_Analog_Init_MR(void)</pre>
Overview	Analog block initialization function for MR sensor
Parameters	None
Return value	0: Successful
	1: Communication with the analog block failed
Description	<ul> <li>Initializes the circuits in the analog block when connecting an MR sensor.</li> </ul>
	<ul> <li>Configures configurable amplifier channels Ch2 and Ch3 (used as non-inverting amplifiers) as shown in this application note.</li> <li>Sets the D/A converter channels Ch2 and Ch3 output voltage.</li> </ul>
	- Sets the D/A converter channels Ch2 and Ch3 output voltage.

## (5) Analog block initialization function for force sensor (R5F10FMx\_Analog\_Init\_Force)

Declaration	<pre>static uinu8_t R5F10FMx_Analog_Init_Force(void)</pre>
Overview	Analog block initialization function for force sensor
Parameters	None
Return value	0: Successful
	1: Communication with the analog block failed
Description	<ul> <li>Initializes the circuits in the analog block when connecting a force sensor.</li> <li>Configures configurable amplifier channels Ch1 to Ch3 (used as instrumentation amplifiers) as shown in this application note.</li> <li>Sets the D/A converter Ch3 output voltage.</li> </ul>

## (6) Analog block operation start function for MR sensor (R5F10FMx\_Analog\_Start\_MR)

Declaration	<pre>static uinu8_t R5F10FMx_Analog_Start_MR(void)</pre>
Overview	Analog block operation start function for MR sensor
Parameters	None
Return value	0: Successful
	1: Communication with the analog block failed
Description	<ul> <li>Starts operation of the circuits in the analog block when connecting an MR sensor.</li> <li>Enables D/A converter channels Ch2 and Ch3 and configurable amplifier channels Ch2 and Ch3.</li> </ul>

## (7) Analog block operation start function for force sensor (R5F10FMx\_Analog\_Start\_Force)

Declaration	<pre>static uinu8_t R5F10FMx_Analog_Start_Force(void)</pre>
Overview	Analog block operation start function for force sensor
Parameters	None
Return value	0: Successful
	1: Communication with the analog block failed
Description	Starts operation of the circuits in the analog block when connecting a force sensor.
	- Enables D/A converter Ch3 and configurable amplifier channels Ch1 to Ch3.

## (8) Analog block operation stop function (R5F10FMx\_Analog\_Stop)

Declaration	<pre>static uinu8_t R5F10FMx_Analog_Stop(void)</pre>
Overview	Analog block operation stop function
Parameters	None
Return value	0: Successful
	1: Communication with the analog block failed
Description	<ul> <li>Stops operation of the circuits in the analog block.</li> </ul>
	<ul> <li>Stops operation of D/A converter channels Ch1 to Ch4 and configurable amplifier channels Ch1 to Ch3.</li> </ul>

## (9) Analog block switch function (R5F10FMx\_Analog\_Switch)

Declaration	static uinu8_t R5F10FMx_Analog_Switch(void)
Overview	Analog block switch function
Parameters	None
Return value	0: Successful
	1: Communication with the analog block failed
Description	<ul> <li>Stops operation of the circuits in the analog block.</li> </ul>
	<ul> <li>Switches the configuration in the analog block</li> </ul>
	<ul> <li>Starts operation of the circuits in the analog block.</li> </ul>
	<ul> <li>Waits for the 100 μs settling time.</li> </ul>
	<ul> <li>Controls the A/D converter in the microcontroller block.</li> </ul>

## (10) MCU initialization function (R\_Systeminit)

Declaration	void R_Systeminit(void)
Overview	MCU initialization function
Parameters	None
Return value	None
Description	<ul> <li>Initializes the peripheral hardware in the MCU used in this application note.</li> <li>Calls the R_PORT_Create function to initialize the ports.</li> <li>Calls the R_CGC_Create function to initialize the clock generator.</li> <li>Calls the R_SAU1_Create function to initialize the 3-wire serial I/O (CSI21) of channel 1 in serial array unit 1.</li> </ul>

## (11) System initialization function (hdwinit)

Declaration	void hdwinit(void)
Overview	System initialization function
Parameters	None
Return value	None
Description	Disables interrupts.
	• Calls the R_Systeminit function to initialize the MCU.
	Enables interrupts.

#### (12) A/D conversion control function (ADC\_Control)

Declaration	void ADC_Control(void)
Overview	A/D conversion control function
Parameters	None
Return value	None
Description	Controls A/D conversion of the voltage output from configurable amplifier Ch3 (voltage stepped down by using a resistor divider).

## (13) 1-µs unit wait function (TAU0\_WAIT\_lus)

Declaration	void TAU0_WAIT_lus(uint32_t wait_lus)
Overview	1-µs unit wait function
Parameters	uint32_t wait_1us: 1-µs counter
Return value	None
Description	<ul> <li>Calls the R_TAU0_Channel3_Stop function to stop counting using channel 3 of timer array unit 0.</li> <li>Calls the R_TAU0_Channel3_Start function to start counting using channel 3 of timer array unit 0.</li> </ul>
	<ul> <li>Decrements the value of the wait_lus parameter for the interval of channel 3 of timer array unit 0 (1 µs) until the value becomes 0.</li> </ul>

# 6.6 RAM Variables

## Table 6.2 RAM Variables

Data Type	Variable Name	Description	Function That Uses This Variable
volatile	gp_csi21_rx_address	Address of CSI21	R_CSI21_Send_Receive
uint8_t *		reception buffer	r_csi21_interrupt
volatile	g_csi21_rx_length	Number of bytes	None
uint16_t		received at CSI21	
volatile	g_csi21_rx_count	CSI21 received byte	None
uint16_t		counter	
volatile	gp_csi21_tx_address	Address of CSI21	R_CSI21_Send_Receive
uint8_t *		transmission buffer	r_csi21_interrupt
volatile	g_csi21_send_length	Number of bytes	R_CSI21_Send_Receive
uint16_t		transmitted from	r_csi21_interrupt
		CSI21	
volatile	g_csi21_tx_count	CSI21 transmitted byte	R_CSI21_Send_Receive
uint16_t		counter	r_csi21_interrupt
static	_ad_buffer	Stores the A/D	r_adc_interrupt
uint16_t		conversion result.	ADC_Get_AD_Buffer_Value
static	g_csi21_overrun_flag	CSI21 overrun flag	R_CSI21_Send_Receive
uint8_t			r_csi21_callback_error
			SPI_ControlRegister_Read
			SPI_ControlRegister_Write

## 6.7 Flowcharts

Figure 6.2 shows an overview of the processing flow used in this application note. Flowcharts for the major functions are shown in the subsequent figures.




Figure 6.2 Overview of Processing Flow

(1) System initialization function (hdwinit)




Figure 6.3 Flowchart for hdwinit Function

#### (2) MCU initialization function (R\_Systeminit)




Figure 6.4 Flowchart for R\_Systeminit Function



(3) main function (main)






Figure 6.5 Flowchart for main Function

#### (4) Analog block LDO initialization function (R5F10FMx\_LDO\_Enable)





(5) Analog block switch processing function (R5F10FMx\_Analog\_Switch\_Process)




Figure 6.7 Flowchart for R5F10FMx\_Analog\_Switch\_Process Function

(6) Analog block switch function (R5F10FMx\_Analog\_Switch)




Figure 6.8 Flowchart for R5F10FMx\_Analog\_Switch Function

(7) Analog block initialization function for MR sensor (R5F10FMx\_Analog\_Init\_MR)




Figure 6.9 Flowchart for R5F10FMx\_Analog\_Init\_MR Function

(8) Analog block initialization function for force sensor (R5F10FMx\_Analog\_Init\_Force)




Figure 6.10 Flowchart for R5F10FMx\_Analog\_Init\_Force Function

(9) Analog block operation start function for MR sensor (R5F10FMx\_Analog\_Start\_MR)




Figure 6.11 Flowchart for R5F10FMx\_Analog\_Start\_MR Function

(10) Analog block operation start function for force sensor (R5F10FMx\_Analog\_Start\_Force)




Figure 6.12 Flowchart for R5F10FMx\_Analog\_Start\_Force Function

(11) Analog block operation stop function (R5F10FMx\_Analog\_Stop)




Figure 6.13 Flowchart for R5F10FMx\_Analog\_Stop Function

# 6.8 Source Files and Changes Applied to the Code Output from the Code Generator

The sample code used in this application note was created based on the code for the RL78/G1A group (R5F10ELE) output by the code generator of CubeSuite+.

The output file has been modified to apply the differences between the RL78/G1A (R5F10ELE) and RL78/G1E (R5F10FME) such as incorporated registers. **Table 6.3** and **Table 6.4** show the changes applied to the code output by the code generator. For details about the differences between the RL78/G1A (R5F10ELE) and RL78/G1E (R5F10FME), see the *RL78/G1E Hardware User's Manual*.

Table 6.3 Source Files and Changes	Applied to the Code Output from the Code Generat	or (1/2)
Table 0.3 Source Flies and Changes	S Applied to the Code Output nom the Code General	

File Name	Description	Changes Applied to the Code Output by the Code Generator	
		Item	Description
r_main.c	Output by the code generator	_	_
r_systeminit.c	Output by the code generator	R_systeminit function	<ul> <li>Commented out R_ADC_Create();.</li> <li>Commented out R_TAU0_Create();.</li> </ul>
r_cg_cgc.c	Output by the code generator	R_CGC_Create function	<ul> <li>Changed the value set to CMC =;.</li> <li>Commented out XSTOP =;.</li> <li>Commented out CSS =;.</li> </ul>
r_cg_cgc_user.c	Output by the code generator	-	-
r_cg_port.c	Output by the code generator	R_PORT_Create function	<ul> <li>Commented out P6 =;.</li> <li>Commented out P12 =;.</li> <li>Commented out P15 =;.</li> <li>Commented out PMC4 =;.</li> <li>Changed the value set to ADPC =;.</li> </ul>
r_cg_port_user.c	Output by the code generator	_	-
r_cg_serial.c	Output by the code generator	R_CSI21_Create function	<ul> <li>Commented out SO1  =;.</li> <li>Commented out SO1 &amp;=;.</li> </ul>
r_cg_serial_user.c	Output by the code generator	r_csi21_callback _receiveend function	Added processing.
r_cg_adc.c	Output by the code generator	R_ADC_Create function	<ul> <li>Commented out PM2  =;.</li> <li>Commented out PM15  =;.</li> <li>Commented out PM12  =;.</li> <li>Commented out PMC3  =;.</li> <li>Commented out PM3  =;.</li> </ul>
r_cg_adc_user.c	Output by the code generator	r_adc_interrupt function	Added processing.
r_cg_timer.c	Output by the code generator	R_TAU0_Create function	<ul> <li>Commented out TOM0 &amp;=;.</li> <li>Commented out TOL0 &amp;=;.</li> <li>Commented out TO0 &amp;=;.</li> <li>Commented out TOE0 &amp;=;.</li> </ul>
r_cg_timer_user.c	Output by the code generator	_	_
r_cg_macrodriver.h	Output by the code generator	-	_



## Table 6.4 Source Files and Changes Applied to the Code Output from the Code Generator (2/2)

File Name	Description	Changes Applied to the Generator	o the Code Output by the Code	
		Item	Description	
r_cg_userdefine.h	Output by the code generator	-	• Added the typedef and define statements.	
r_cg_cgc.h	Output by the code generator	-	Added the extern statement.	
r_cg_port.h	Output by the code generator	_	Added the extern statement.	
r_cg_serial.h	Output by the code generator	_	Added the extern statement.	
r_cg_adc.h	Output by the code generator	_	Added the extern statement.	
r_cg_timer.h	Output by the code generator	-	Added the extern statement.	
lcd.c	LCD module control	-	-	
lcd.h	Header file for lcd.c	-	_	



## Website and Support

Renesas Electronics Website <u>http://www.renesas.com/</u>

#### Inquiries

http://www.renesas.com/contact/



## **Revision Record**

		Description	
Rev.	Date	Page	Summary
1.00	Sep. 30, 2012	—	First edition issued.
1.10	Sep. 30, 2013	—	Some descriptions are modified.

All trademarks and registered trademarks are the property of their respective owners.

## General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

- 1. Handling of Unused Pins
  - Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.
  - The input pins of CMOS products are generally in the high-impedance state. In operation with unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.
- 2. Processing at Power-on
  - The state of the product is undefined at the moment when power is supplied.
  - The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
     In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.
     In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.
- 3. Prohibition of Access to Reserved Addresses
  - Access to reserved addresses is prohibited.
  - The reserved addresses are provided for the possible future expansion of functions. Do not access
    these addresses; the correct operation of LSI is not guaranteed if they are accessed.
- 4. Clock Signals
  - After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.
  - When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products
  - Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.
  - The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

#### Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics



#### SALES OFFICES

**Renesas Electronics Corporation** 

http://www.renesas.com

Refer to "http://www.renessas.com/" for the latest and detailed information.
Renessas Electronics America Inc.
2880 Scott Bouloward Santa Clara, CA 95050-2554, U.S.A.
Tel: +1-408-588-6000, Fax: +1-408-588-6130
Renessas Electronics Canada Limited
1011 Nicholson Road, Newmarket, Ontario LSY 9C3, Canada
Tel: +1-905-898-5441, Fax: +1-905-898-3220
Renessas Electronics Curope Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-126-2651-700, Fax: +44-102-651-804
Renessas Electronics Europe Limited
Trie: +44-2651-700, Fax: +44-102-05-804
Renessas Electronics (China) Co., Ltd.
The Fice, 700, Var. - 44-9-211-6503, Fax: +44-9-211-6503, Fax: +44-9-211-650, Fax: +44-9-21, Fax: +44-9-2, Fax: +44-9, Fax: +44-