

R8C/35C Group Rewriting the Data Flash

R01AN0088EJ0101 Rev.1.01 Dec. 20, 2010

1. Abstract

This document describes the setting method and an application example for rewriting the data flash.

2. Introduction

The application example described in this document applies to the following microcomputer MCU:

• MCU: R8C/35C Group

This application note can be used with other R8C Family MCUs which have the same special function registers (SFRs) as the above group. Check the manual for any modifications to functions. Careful evaluation is recommended before using the program described in this application note.



3. Application Example

When rewriting (writing and/or erasing) the flash memory in EW1 mode in the R8C/35C Group, the following show the differences depending on flash memory areas:

- Program ROM area: CPU is in a hold state (states of the I/O ports are retained prior to command execution).
- Data flash area: CPU is operating due to a background operation (BGO) function.

This application note describes a program for rewriting (writing or erasing) the data flash area in EW1 mode.

3.1 **Program Outline**

3.1.1 Rewriting Data in the Data Flash Area

This application note assumes that one record is 64 bytes and each block is divided into 16. Divided areas are used as records 0 to 15. Figure 3.1 shows the relationship between the data flash and records.




Figure 3.1 Relationship Between Data Flash and Records

When writing data, write in record units starting from record 0 of each block. After writing to record 15, perform a block erase to erase all contents of the next block. When writing the next data, start from record 0 in the block which was just erased. After writing to record 15 of block D, erase all contents of block A, start writing from record 0 of block A, and repeat these steps.

RENESAS

3.2 Memory

Table 3.1 Memory

Memory	Size	Remarks
ROM	765 bytes	In the r01an0088_src.c module
RAM	42 bytes	In the r01an0088_src.c module
Maximum user stack	30 bytes	
Maximum interrupt stack	0 bytes	

Memory size varies depending on the C compiler version and compile options. The above applies to the following conditions:

C compiler: M16C Series, R8C Family C Compiler V.5.45 Release 01 Compile options: -c -finfo -dir "\$(CONFIGDIR)" -R8C



4. Software

This section shows the initial setting procedures and values to set the example described in section **3. Application Example**. Refer to the latest **R8C/35C Group** hardware user's manual for details on individual registers.

The \times in the register's Setting Value represents bits not used in this application, blank spaces represent bits that do not change, and the dash represents reserved bits or bits that have nothing assigned.

4.1 Function Tables

Declaration	void main (void)	void main (void)							
Outline	Main function	Main function							
Argument	Argument name		Meaning						
	None		—						
Variable (global)	Variable name		Contents						
variable (global)	None		—						
Returned value	Туре	Value	Meaning						
Returned value	None	—							
Function	Initialize the system	nitialize the system clock and write record. Write to records and determine the result							

Declaration	void mcu_init (v	void mcu_init (void)						
Outline	System clock se	etting						
Argument	Argument name		Meaning					
	None		—					
Variable (global)	Variable name		Contents					
valiable (global)	None		—					
Returned value	Туре	Value	Meaning					
Retuined value	None	—	—					
Function	Set the system	Set the system clock (high-speed on-chip oscillator).						

Declaration	void record_init (void	void record_init (void)							
Outline	Write record initialization	ation							
Argument	Argument name		Meaning						
	None		—						
	Variable name		Contents						
Variable (global)	unsigned char write	_record	Write record number						
	unsigned char block	_select	Block selected						
Returned value	Туре	Value	Meaning						
	None	—	—						
Function Clear data flash area, initialize the selected block (block_select) and write number (write_record).									



Declaration	unsigned char write	unsigned char write_control (void)							
Outline	Data write control								
Argument	Argument name		Meaning						
Argument	None		—						
	Variable name		Contents						
Variable (global)	unsigned char recor	rd_data[RECORD_SIZE]	Record data						
valiable (global)	unsigned char write	_record	Write record number						
	unsigned char block	<_select	Block selected						
	Туре	Value	Meaning						
		NORMAL	Completed normally						
Returned value	unsigned char	CMD_SEQ_ERROR	Command sequence error						
		ERS_BLK_CHK_ERROR	Erase/blank check error						
		PROGRAM_ERROR	Program error						
Function	After writing the record data, update the write record number (write_record). When writing data to the last record (record 15), erase the next block and change the bloc selected.								

Declaration	void set_data (unsigned char *data)									
Outline	Write data made	Write data made								
Argument	Argument name		Meaning							
	unsigned char *dat	а	Write data starting address							
Variable (global)	Variable name		Contents							
valiable (global)	None		—							
Returned value	Туре	Value	Meaning							
	None	—	—							
Function	Make the record data to write to the data flash. No processing is performed in this application note. Add processing based on the user system.									

Declaration	unsigned char block_erase (unsigned char block_no)									
Outline	Block erase	Block erase								
Argument	Argument name		Meaning							
Aigument	unsigned char block	_no	Erase block							
Variable (global)	Variable name		Contents							
Variable (global)	None		—							
	Туре	Value	Meaning							
		NORMAL	Completed normally							
Returned value	unsigned char	CMD_SEQ_ERROR	Command sequence error							
		ERS_BLK_CHK_ERROR	Erase/blank check error							
		PROGRAM_ERROR	Program error							
Function	Block erase the spe	cified block in EW1 mode.								




Declaration	unsigned char data_write (unsigned char *data)								
Outline	Programming								
Argument	Argument name		Meaning						
Argument	unsigned char *data		Write data starting address						
	Variable name		Contents						
Variable (global)	unsigned char block	_select	Block selected						
	unsigned char write	_record	Write record number						
	Туре	Value	Meaning						
		NORMAL	Completed normally						
Returned value	unsigned char	CMD_SEQ_ERROR	Command sequence error						
	unsigned chai	ERS_BLK_CHK_ERROR	Erase/blank check error						
		PROGRAM_ERROR	Program error						
Function	Write data to the write record (write_record) of the selected block (block_select) in EW mode.								

Declaration	unsigned char full_sts_chk (unsigned char *chk_adr)									
Outline	Full status check									
	Argument name		Meaning							
Argument	unsigned char *chk_	adr	Address where erase command or program command data is written							
Variable (global)	Variable name		Contents							
valiable (global)	unsigned char block	_select	Block selected							
	Туре	Value	Meaning							
		NORMAL	Completed normally							
Returned value	unsigned char	CMD_SEQ_ERROR	Command sequence error							
	unsigned chai	ERS_BLK_CHK_ERROR	Erase/blank check error							
		PROGRAM_ERROR	Program error							
Function	Perform full status c	heck.								



4.2 Main Function

• Flowchart




Note:

1. In this application note, command sequence error processing, erase/blank check error processing, and program error processing are not performed. Perform error processing if necessary.



4.3 System Clock Setting

• Flowchart



• Register settings

(1) Enable writing to registers CM0, CM1, CM3, OCD, FRA0, FRA1, FRA2, and FRA3.

Protec	t Registe	er (PRO	CR)								
	Bit	b7	b6	b5	b4	b3	b2	b1	b0		
Setting '	Value	_	—	—	—	х	Х	х	1		
Bit	Symbol			Bit Name			Function				
b0	PRC0	Protect bit 0						RA1, FRA2,	CM0, CM1 and FRA3.		R/W

(2) Oscillate the low-speed on-chip oscillator.

System	System Clock Control Register 1 (CM1)													
	Bit	b7	b6	b5	b4	I	b3	b2	b1	b0				
Setting \	Value			—	0		Х	Х	Х	Х]			
Bit	Bit Symbol Bit Name Function											R/W		
b4	CM14	4 Low	-speed on-c	hip oscillate	or stop bit		0: Lov	w-speed on	-chip oscill	ator on		R/W		

(3) Set the division ratio for the high-speed on-chip oscillator.

High-Speed On-Chip Oscillator Control Register 2 (FRA2)

	Bit	b7	b6	b5	b4	I	b3	b2	b1	b0		
Setting	Value	_	—	—	_			0	0	0		
Bit	Symbol			Bit Name					R/W			
b0	FRA20						Division selection					R/W
b1	FRA21	-	•	hip oscillat	or frequen	су	These bits select the division ratio for the high-speed on-chip oscillator clock.					R/W
b2	FRA22	SWITC	switching bit				$_{b2b1b0}$ b0 : Divide-by-2 mode					R/W

(4) Oscillate the high-speed on-chip oscillator.

High-Speed On-Chip Oscillator Control Register 0 (FRA0)

	Bit	b7	b6	b5	b4	b3	b2	b1	b0		
Setting V	Value			_		х	—		1		
										-	
Bit	Symbol			Bit Name				Functio	n		R/W
b0	b0 FRA00 High-speed on-chip oscillator enable t				oit 1: H	igh-speed o	n-chip osci	llator on		R/W	

(5) Wait until oscillation stabilizes.

(6) Select the high-speed on-chip oscillator.

High-Speed On-Chip Oscillator Control Register 0 (FRA0)

	Bit	b7	b6	b5	b4	b3	b2	b1	b0			
Setting	Value		—		—	х	—	1				
Bit	Symbo	ol		Bit Name				Functio	on		R/W	
b1	FRA0 ²	A01 High-speed on-chip oscillator select bi					1: High-speed on-chip oscillator selected					



(7) Select the system clock as the on-chip oscillator clock.

Oscilla	tion St	top I	Detect	ion Regi	ster (OCD))						
	Bit	b	07	b6	b5	b4		b3	b2	b1	b0	
Setting Value X 1 X									х	х		
Bit	Symb	ol			Bit Name					Functio	n	R/W
b2 OCD2 System clock select bit 1: On-chip oscillator clock								ator clock s	elected	R/W		

(8) Set CPU clock division select bit 1.

System Clock Control Register 1 (CM1)													
	Bit	b7	b6	b5	b4	b3	b2	b1	b0				
Setting \	Value	0	0			х	х	Х	х				
		i						_					
Bit	Symbol			Bit Name				Functio	n		R/W		
b6	CM16	CPU c	lock divisi	on select h	it 1	b7 b6							
b7 CM17 CPU clock division select bit 1					0 0: N	0 0: No division mode							

(9) Set CPU clock division select bit 0.


Systen	System Clock Control Register 0 (CM0)													
	Bit	b7	b6	b5	b4	b3	b2	b1	b0					
Setting Value x 0 x x x x x -									—					
Bit	Symbol		Bit	Name				Function			R/W			
b6	CM06	CPU cl	ock divisi	on select b	it 0	0: Bits CM	nabled	R/W						

(10)Disable writing to registers CM0, CM1, CM3, OCD, FRA0, FRA1, FRA2, and FRA3.

Protect Register (PRCR)												
	Bit	b7	b6	b5	b4	b3	b2	b1	b0			
Setting V	Value					х	Х	Х	0			
Bit	Symbol			Bit Name				Functio	n		R/W	
						Enabl	es writing t	o registers	CM0, CM1	, CM3,		
b0	PRC0	Protec	ct bit 0			OCD,	FRA0, FR	A1, FRA2,	and FRA3.		R/W	
						0: Wr	te disabled	1				




4.4 Write Record Initialization






4.5 Data Write Control






4.6 Block Erase









B	
block_no = = BLOCK_A_SELECT (block A) BLOCK_A_SELECT ?	
$\neq \text{BLOCK}_A_\text{SELECT} (19) \qquad \text{fmr14} \leftarrow 1$ (other than block A)	Disable block A rewrite.
block_no = = BLOCK_B_SELECT (block B) BLOCK_B_SELECT ?	
$\neq \text{BLOCK}_B_\text{SELECT} (20) \qquad \text{fmr15} \leftarrow 1$ (other than block B)	Disable block B rewrite.
block_no = = BLOCK_C_SELECT (block C) BLOCK_C_SELECT ?	
$\neq \text{BLOCK}_C \text{SELECT} (21) \qquad \text{fmr16} \leftarrow 1$ (other than block C)	Disable block C rewrite.
(22) fmr17 ← 1 Disable block D rewrite.	
(23) fmr01 ← 0 Set FMR01 bit to 0 (CPU rew	<i>r</i> rite mode disabled).
return(status) "status" returned	

- Register settings
- (1) Disable the flash memory ready interrupt.

Flash Memory Ready Interrupt Control Register (FMRDYIC)

	Bit	b7	b6	b5	b4	b3	b2	b1	b0		
Setting	Value		_				0	0	0		
Bit	Symbo	ol		Bit Name				Functio	on		R/W
b0	ILVLO)									R/W
b1	ILVL1	I Interr	upt priority	level selec	t bit	b2 b1 b0 0 0 0		R/W			
b2	ILVL2						0 0 0: Level 0 (interrupt disabled)				

- (2) Clear the I flag and disable interrupts.
- (3) Enable CPU rewrite mode. To set this bit to 1, first write 0 and then 1 immediately.

Flash I	Memor	y C	ontrol	Registe	r 0 (FMR0)							
	Bit	b	57	b6	b5	b4		b3	b2	b1	b0		
Setting	Setting Value x									1			
Bit Symbol Bit Name								Function					
b1 FMR01 CPU rewrite mode select bit								1: CP	U rewrite n	node enabl	ed		R/W



(4) Set to EW1 mode. To set this bit to 1, first write 0 and then 1 immediately.

Flash I	Flash Memory Control Register 0 (FMR0)													
	Bit	b7	b6	b5	b4	b3	b2	b1	b0					
Setting	Value				Х	Х	1		—]				
Bit	Symbo	ol		Bit Name				Functio	n		R/W			
b2	FMR0	2 EW1	mode sele	ct bit		1: E'	1: EW1 mode							

(5) Disable the erase/write error interrupt.

Flash N	Flash Memory Control Register 0 (FMR0)												
Bit b7 b6 b5 b4 b3 b2 b1 b0													
Setting Value 0 x x									—				
Bit	Syr	nbol		Bit Nam	e				Functi	on		R/W	
b5	CMD	ERIE	Erase/write	error interru	pt enable b	oit	0: Era	se/write	error inter	rupt disabl	ed	R/W	

(6) Disable the flash access error interrupt.

Flash	Flash Memory Control Register 0 (FMR0)												
	Bit	b7		b6	b5	b4	b3		b2	b1	b0		
Setting	Value			0		х	Х						
								_					
Bit Symbol Bit Name Function											R/W		
b2 BSYAEIE Flash access error interrupt enable bit								0: I	-lash acce	ss error int	errupt disa	bled	R/W

(7) Disable the flash ready status interrupt.

Flash N	Flash Memory Control Register 0 (FMR0)												
	Bit	b7	b6	b5	b4	b3		b2	b1	b0			
Setting Value 0 x x									—				
Bit	Syn	nbol		Bit Nam				R/W	1				
b7	RDYSTIE Flash ready status interrupt enable bit					e bit	0: Flash ready status interrupt disabled					R/W	1



(8) When erasing block A, enable the data flash block A rewrite disable bit. To set the FMR14 bit to 0, first write 1 and then 0 immediately.

Flash I	Flash Memory Control Register 1 (FMR1)											
	Bit	b7	b6	b5	b4	b3	b2	b1	b0			
Setting	Value				0	х	—	—	—			
Bit	Symbol		Bit	Name				Function			R/W	
b4	b4 FMR14 Data flash block A rewrite disable bit 0: Rewrite enabled (software command acceptable)								R/W			

(9) When erasing block B, enable the data flash block B rewrite disable bit. To set the FMR15 bit to 0, first write 1 and then 0 immediately.

Flash Memory Control Register 1 (FMR1)

	Bit	b7	b6	b5	b4	b3	b2	b1	b0		
Setting V	Value			0		х		—			
		-				-	-				
Bit	Symbol		Bit	Name				Function			R/W
b5	FMR15	Data f	ash block	B rewrite c	lisable bit	0: Rewrite	enabled (s	software co	mmand ac	ceptable)	R/W

(10) When erasing block C, enable the data flash block C rewrite disable bit. To set the FMR16 bit to 0, first write 1 and then 0 immediately.

Flash Memory Control Register 1 (FMR1)

	Bit	b7	b6	b5	b4	b3	b2	b1	b0		
Setting V	Value		0			х	_				
										-	
Bit	Symbol		Bit	Name				Function			R/W
b6	FMR16	Data fla	ash block	C rewrite c	lisable bit	0: Rewrite	enabled (s	software co	mmand ac	ceptable)	R/W

(11) When erasing block D, enable the data flash block D rewrite disable bit. To set the FMR17 bit to 0, first write 1 and then 0 immediately.

Flash Memory Control Register 1 (FMR1)

	Bit	b7	b6	b5	b4	b3	b2	b1	b0			
Setting V	Value	0				х	_					
										-		
Bit	Symbol		Bit	Name				Function			R/W	
b7	FMR17	Data flash block D rewrite disable bi				it 0: Rewrite enabled (software command acceptable						

(12) Disable the erase-suspend function.

Flash N	Flash Memory Control Register 2 (FMR2)											
	Bit	b7	b b	6	b5	b4	b3	b2	b1	b0		
Setting \	Value		-	_	—	_			х	0		
Bit	Symb	loo		Bit	Name				Function			R/W
b0 FMR20 Erase-suspend enable bit 0: Erase-suspend disabled										R/W		

(13) Disable the erase-suspend request by interrupt request.

Flash I	Memo	ry C	Control	Register	2 (FMR2))							
	Bit	ł	b7	b6	b5	b4		b3	b2	b1	b0		
Setting	Value			—	—			—	0	х			
							1						
Bit	Symb	loc		Bit N	Name					Function			R/W
b2	FMR		Interru enable		suspend re	equest	0: E	rase-susp	pend reque	est disabled	d by interru	pt request	R/W

(14) Disable low-current-consumption read mode.

Flash I	Memory	y Contro	l Register	2 (FMR2)		
	Bit	b7	b6	b5	b4	b3	b2

Setting	etting Value 0 — —				_				х]	
Bit	Symbol		Bit N	lame					Function			R/W
b7	FMR27		Low-current-consumption read mode enable bit				ow-currei	nt-consum	ption read ı	mode disat	bled	R/W

b1

b0

(15) Set the I flag and enable interrupts.

(16) Write block erase command 20h to a given address in the block to be erased in the first bus cycle.

(17) When writing confirmation command D0h in the second bus cycle, erasure (erase and erase verify) starts.

(18) Wait until erasure is completed.

Flash Memory Status Register (FST)

Bit	Symbol	Bit Name	Function	R/W
b7	FST7	Ready/busy status flag	0: Busy 1: Ready	R



(19) When rewriting of block A is completed, disable the data flash block A rewrite disable bit.

Flash I	Flash Memory Control Register 1 (FMR1)											
	Bit	I	b7	b6	b5	b4	b3	b2	b1	b0		
Setting	Value					1	х		—	—		
Bit	Sym	bol		Bit	Name				Function			R/W
b4 FMR14 Data flash block A rewrite disable bit 1: Rewrite disabled (software command not acceptable, no error occurred)												R/W

(20) When rewriting of block B is completed, disable the data flash block B rewrite disable bit.

Flash Memory Control Register 1 (FMR1)

	Bit	b7	b6	b5	b4	b3	b2	b1	b0		
Setting	Value			1		х	_		_		
Bit	Symbol		Bit	Name				Function		-	R/W
b5	FMR15	Data fla	sh block l	3 rewrite c	lisable bit		disabled (ble, no erro			ot	R/W

(21) When rewriting of block C is completed, disable the data flash block C rewrite disable bit.

Flash I	Memo	ry C	Control	Register	[.] 1 (FMR1)						
	Bit	I	b7	b6	b5	b4	b3	b2	b1	b0		
Setting	Value			1			Х	_	—	—		
Bit	Symb	loc		Bit	Name				Function			R/W
b6	FMR	16	Data fl	ash block	C rewrite c	disable bit			software co or occurred	ommand no d)	ot	R/W

(22) When rewriting of block D is completed, disable the data flash block D rewrite disable bit.

Flash Memory Control Register 1 (FMR1)

	Bit	b7	b6	b5	b4	b3	b2	b1	b0		
Setting '	Value	1				х	_				
										-	
Bit	Symbol		Bit	Name				Function			R/W
b7	FMR17	Data f	lash block	D rewrite o	lisable bit	1: Rewrite accepta	ot	R/W			




(23) Disable CPU rewrite mode.


Flash I	Flash Memory Control Register 0 (FMR0)													
	Bit	b7	b6	b5	b4	b3	b2	b1	b0					
Setting	etting Value					х		0						
Dit	Bit Symbol Bit Name Function R													
Bit	Symb	01	DI	it mame				R/W						
b1	FMR0	FMR01 CPU rewrite mode select bit 0: CPU rewrite mode disabled									R/W			




4.7 **Programming**







RENESAS



- Register settings
- (1) Disable the flash memory ready interrupt.

Flash Memory Ready Interrupt Control Register (FMRDYIC)

	Bit	b7	b6	b5	b4	b3	b2	b1	b0		
Setting '	Value		—		_		0	0	0		
Bit	Symbo							R/W			
b0	ILVLO)									R/W
b1	ILVL1	_1 Interrupt priority level select bit				b2 b1 b	-	R/W			
b2	ILVL2					000): Level 0 (i	interrupt die		•	R/W

(2) Clear the I flag and disable interrupts.



(3) Enable CPU rewrite mode. To set the FMR01 bit to 1, first write 0 and then 1 immediately.

Flash N	Flash Memory Control Register 0 (FMR0)													
	Bit	b7	b6	b5	b4	b3	b2	b1	b0					
Setting Value x x 1 —														
Bit Symbol Bit Name Function								R/W						
b1 FMR01 CPU rewrite mode select bit 1: CPU rewrite mode enabled F									R/W					

(4) Set to EW1 mode. To set the FMR02 bit to 1, first write 0 and then 1 immediately.

Flash N	Vemor	уC	ontrol	Register	0 (FMR0))							
	Bit	b	07	b6	b5	b4	I	b3	b2	b1	b0		
Setting \	Value					х		Х	1		_]	
Bit	Symb	ol			Bit Name					Functio	n		R/W
b2 FMR02 EW1 mode select bit 1: EW1 mode								R/W					

(5) Disable the erase/write error interrupt.

Flash I	Flash Memory Control Register 0 (FMR0)													
	Bit	b7	ł	b6	b5	b4	b3		b2	b1	b0			
Setting	Value				0	х	х				_			
Bit	Syr	nbol			Bit Nam	e				Funct	ion		R/W	
b5	CME	ERIE	Erase/v	write er	ror interru	pt enable l	oit	0: E	rase/write	error inte	rrupt disa	bled	R/W	
(6)	Disah	le the f	lash acc	cess err	or interru	ot								

(0)łŀ

Flash Memory Control Register 0 (FMR0)													
	Bit	b7		b6	b5	b4	b3		b2	b1	b0		
Setting \	Setting Value 0 x >										—		
Bit Symbol Bit Name Function R/V											R/W		
bit Official Official b2 BSYAEIE Flash access error interrupt enable bit 0: Flash access error interrupt disabled									R/W				
(7)	Disab	le the f	lash	ready sta	tus interruj	pt.							
Flash Memory Control Register 0 (FMR0)													
	Bit	b7		b6	b5	b4	b3		b2	b1	b0		
Setting \	/alue	0				Х	х						



(8) When rewriting block A, enable the data flash block A rewrite disable bit. To set the FMR14 bit to 0, first write 1 and then 0 immediately.

Flash N	Memory (Control I	Register	1 (FMR1)						
	Bit	b7	b6	b5	b4	b3	b2	b1	b0		
Setting \	Value				0	х	—	—	—		
Bit	Symbol		Bit	Name				Function			R/W
b4	FMR14	Data fla	sh block	A rewrite o	lisable bit	0: Rewrite	e enabled (software co	ommand ac	ceptable)	R/W

(9) When rewriting block B, enable the data flash block B rewrite disable bit. To set the FMR15 bit to 0, first write 1 and then 0 immediately.

Flash Memory Control Register 1 (FMR1)

	Bit	b7	b6	b5	b4	b3	b2	b1	b0		
Setting V	Value			0		х		_			
		-								-	
Bit	Symbol		Bit	Name				Function			R/W
b5	FMR15	Data fla	ash block	B rewrite d	lisable bit	0: Rewrite	enabled (s	software co	mmand ac	ceptable)	R/W

(10) When rewriting block C, enable the data flash block C rewrite disable bit. To set the FMR16 bit to 0, first write 1 and then 0 immediately.

	Bit	b7	b6	b5	b4	b3	b2	b1	b0		
Setting V	Value		0			х	_				
	-									-	
Bit	Symbol		Bit	Name				Function			R/W
b6	FMR16	Data fla	ash block	C rewrite c	lisable bit	0: Rewrite	enabled (s	software co	mmand ac	ceptable)	R/W

(11) When rewriting block D, enable the data flash block D rewrite disable bit. To set the FMR17 bit to 0, first write 1 and then 0 immediately.

Flash Memory Control Register 1 (FMR1)

	Bit	b7	b6	b5	b4	b3	b2	b1	b0		
Setting V	Value	0				х	_				
										-	
Bit	Symbol		Bit	Name				Function			R/W
b7	FMR17	Data f	lash block	D rewrite c	lisable bit	0: Rewrite	enabled (s	software co	mmand ac	ceptable)	R/W

(12) Disable the erase-suspend function.

Flash I	Memo	ry Con	trol Register	r 2 (FMR2)					
	Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Setting	Value		—	—	_	—		х	0	
Bit	Svmb		Ri	t Name				Function		R/W
ы	- 1	-		(Nume				1 dilotion		
b0	FMR	20 Era	se-suspend	enable bit		0: Erase-s	suspend dis	sabled		R/W

(13) Disable the erase-suspend request by interrupt request.

Flash I	Memo	ry C	Control	Register	2 (FMR2)							
	Bit	I	b7	b6	b5	b4		b3	b2	b1	b0		
Setting	Value			—	—			—	0	х			
Bit	Sym	bol		Bit N	Vame					Function			R/W
b2	FMR	//	Interru enable	pt request bit	suspend r	equest	0: I	Erase-susp	pend reque	est disabled	d by interru	pt request	R/W

(14) Disable low-current-consumption read mode.

Flash Memory Control	Register 2 (FMR2)
----------------------	-------------------

	Bit	b7	b6	b5	b4		b3	b2	2	b1	b0	_	
Setting	Value	0		—			—			х			
Bit	Symb	ol	Bit I	Name					F	unction			R/W
b7	FMR	//	ent-con de enab	sumption le bit		0: L	ow-curre	nt-cons	sump	tion read r	mode disab	led	R/W

- (15) Set the I flag and enable interrupts.
- (16) Write program command 40h in the first bus cycle to the write address.
- (17) When writing data in the second bus cycle, writing (data programmed and verified) starts. Set the same address value in the second bus cycle as the address value specified in the first bus cycle.
- (18) Wait until writing is completed.

Flash Memory Status Register (FST)

Bit	Symbol	Bit Name	Function	R/W
b7	FST7	Ready/busy status flag	0: Busy 1: Ready	R



(19) When rewriting of block A is completed, disable the data flash block A rewrite disable bit.

Flash I	Elash Memory Control Register 1 (FMR1)											
	Bit	I	b7	b6	b5	b4	b3	b2	b1	b0		
Setting	Value					1	х		—	—		
Bit	Sym	bol		Bit	Name				Function			R/W
b4	FMR	14	Data fl	ash block	A rewrite d	isable bit			software co for occurred		ot	R/W

(20) When rewriting of block B is completed, disable the data flash block B rewrite disable bit.

Flash Memory Control Register 1 (FMR1)

	Bit	b7	b6	b5	b4	b3	b2	b1	b0		
Setting '	Value			1		х	_	_	_		
Bit	Symbol		Bit N	Name				Function			R/W
b5	FMR15	Data fla	sh block B	rewrite o	disable bit		•	software co or occurrec		ot	R/W

(21) When rewriting of block C is completed, disable the data flash block C rewrite disable bit.

Flash I	Flash Memory Control Register 1 (FMR1)											
	Bit	b	07	b6	b5	b4	b3	b2	b1	b0		
Setting	Value			1			х		—	_		
Bit	Symb	ol		Bit	Name				Function			R/W
b6	FMR1	16	Data fl	ash block	C rewrite c	disable bit		•	software co or occurrec		ot	R/W

(22) When rewriting of block D is completed, disable the data flash block D rewrite disable bit.

Flash Memory Control Register 1 (FMR1)


	Bit	b7	b6	b5	b4	b3	b2	b1	b0		
Setting	Value	1				х	х	х	х		
										-	
Bit	Symbol		Bit	Name				Function			R/W
b7	FMR17	Data	flash block	D rewrite o	lisable bit			software co or occurred		ot	R/W

(23) Disable CPU rewrite mode.

Flash	Flash Memory Control Register 0 (FMR0)												
	Bit	b7	b6	b5	b4	b3	b2	b1	b0				
Setting	Value				Х	х		0	—]			
Dit		. 1		·		1		F 11			DAA		
Bit	Symbo	וכ	В	it Name				Function			R/W		
b1	FMR0	1 CPU	rewrite mo	de select b	it	0: CPU re	write mode	e disabled			R/W		

4.8 Full Status Check

Flowchart





• Register settings

R8C/35C Group

(1) Confirm that a command sequence error occurs by reading bits FST4 and FST5 in the FST register.

Flash Memory Status Register (FST)

Bit	Symbol	Bit Name	Function	R/W
b4	FST4	Program error flag	0: No program error 1: Program error	R
b5	FST5	Erase error/blank check error flag	0: No erase error/blank check error 1: Erase error/blank check error	R

- (2) Write clear status register command 50h to the address where erase command 20h or program command 40h was written when a program error (FST4 is 1) and an erase error (FST5 is 1) occur.
- (3) Confirm that an erase error occurs by reading the FST5 bit in the FST register.

Flash Memory Status Register (FST)

Bit	Symbol	Bit Name	Function	R/W
b5	FST5	Erase error/blank check error flag	0: No erase error/blank check error 1: Erase error/blank check error	R

- (4) Write clear status register command 50h to the address where erase command 20h was written when an erase error (FST5 is 1) occurs.
- (5) Confirm that a program error occurs by reading the FST4 bit in the FST register.

Flash Memory Status Register (FST)

Bit	Symbol	Bit Name	Function	R/W
b4	FST4	Prooram error liad	0: No program error 1: Program error	R

(6) Write clear status register command 50h to the address where program command 40h was written when a program error (FST4 is 1) occurs.

5. Sample Program

A sample program can be downloaded from the Renesas Electronics website. To download, click "Application Notes" in the left-hand side menu of the R8C Family page.

6. Reference Documents

R8C/35C Group User's Manual: Hardware Rev.1.00 The latest version can be downloaded from the Renesas Electronics website.

Technical Update/Technical News The latest information can be downloaded from the Renesas Electronics website.

Website and Support

Renesas Electronics website http://www.renesas.com/

Inquiries http://www.renesas.com/inquiry



Revision History

Rev.	Date	Description	
	Dale	Page	Summary
1.00	Nov. 17, 2010	_	First edition issued
1.01	Dec. 20, 2010	3	Table 3.1 changed
		14, 18	4.6 process (19) deleted, subsequent numbers changed
		23, 27	4.7 process (19) deleted, subsequent numbers changed

All trademarks and registered trademarks are the property of their respective owners.

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.
- 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
 - In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do
 not access these addresses; the correct operation of LSI is not guaranteed if they are
 accessed.
- 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

Notice

- All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renease Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renease Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product for which the soften where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product of soften an application categorized as "Specific" for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product of uses of any expression product of the prior written consent of Renesas Electronics.
- "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools
- personal electronic equipment; and industrial robots.
 "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically
 designed for life support.
- "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Refer to "http://www.renesas.com/" for the latest and detailed information



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Renease Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130 Renease Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220 Renease Electronics Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1528-585-100, Fax: +44-1528-585-900 Renease Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +44-1528-585-900 Renease Electronics Corpog GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +44-1528-585-900 Renease Electronics Corpog GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +44-1528-585-900 Renease Electronics (Shanghai) Co., Ltd. 7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: +86-12-8677-7818, Fax: +86-21-6887-7859 Renease Electronics (Shanghai) Co., Ltd. 10nt 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China Tel: +86-12-8677-7818, Fax: +86-21-6887-7859 Renease Electronics Hong Kong Limited Unit 1801-1613, 16/F., Towrer 2, Grand Century Place, 139 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +88-24817-9800, Fax: +886 2-9175-9970 Renease Electronics Singapore Pte. Ltd. 7th No. 363 Fu Shing North Road Taipei, Taiwan Tel: +88-24915-9900, Fax: +886 2-9175-9970 Renease Electronics Mangapore Pte. Ltd. 1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632 Tel: +68-2415-9200, Fax: +868 2-9175-9970 Renease Electronics Mangapore Pte. Ltd. 1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632 Tel: +68-2415-9400, Fax: +868-29175-9950 Renease Electronics Malaysia Sch.Bhd. Unit 906, Block B, Menara Amoorp, Amoorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9300, Fax: +80-3-7955-9310