
DA9168BC APPLICATION NOTE

FEB 2022 RENESAS ELECTRONICS CORPORATION



TYPICAL TWS APPLICATION WITH CURRENT OTP




DA9168 BTS WITH ILIMT PIN



BTS WITH ILIMIT - VBUS IQ


Using ILIMIT pin (instead of REF) for BTS has large $\rm I_Q$ savings



BTS Reference	BTS	Condition	Ι _Q from VBAT (μΑ)	Savings (µA)
REF	Disabled	Reverse boost + REFLDO	377	-
REF	Enabled	Reverse boost + REFLDO + BTS (50msec)	380	-
REF	Enabled	Reverse boost + REFLDO + BTS (2 sec)	377	-
ILIMIT	Disabled	Standby (boost disable)	10 I _o increase	367
ILIMIT	Enabled	Standby (boost disable) + BTS (50 msec)	41 from BTS	339
ILIMIT	Enabled	Standby (boost disable) + BTS (2 sec)	11 μ Α	366

BTS WITH ILIMIT - PERIODIC OPERATION


✓ BTS periodic operation working as expected





DA9168 PERFORMANCE BOARD

PERFORMANCE BOARD OVERVIEW




CAUTION

Apply high current to J26, J27, J28, J29, J30, J31, J32, J41 and J42 headers pin 1 and 2 may causes the voltage sensing traces burn out.

- 1. VBUS input section: Power supply and USB power supply connectors.
- 2. VSYS output section.
- 3. VBAT input/output section.
- 4. VOUT1 and VOUT2 outputs section.
- 5. REFLDO output section.
- 6. GPIOs network section.
- 7. GPIOs signal monitors section.



DA9168 PERFORMANCE BOARD LAYOUT CONCEPT



LAYOUT GUIDELINES

- Minimize high frequency current path loop (VMID CHG_LX VSYS GND and CHG_LX VSYS GND) to reduce EMI.
- 2. The two VMID capacitors ($2x10 \mu F$) need to be placed as close as possible to the device DA9168.
- 3. The inductor input pin connected to GHG_LX pin should be as short as possible to reduce switching noise.
- 4. Make sure decoupling capacitors trace to the device pins as short as possible.
- 5. Split AGND (analog ground) and GND (power ground), and tie the analog ground and power ground with single ground connection.
- 6. For high current paths, ensure that the vias number and copper area is enough to support the operation current.

Note:

- 1. Currently, there are two options for VSYS GND connection. Based on device evaluation results, recommend VSYS GND connect to AGND.
- 2. VBAT_SNS Capacitor can be removed if the battery connection is short enough.

PERFORMANCE BOARD EXTERNAL COMPONENTS LIST

Inductors

Manufacturers	Part #	Size (mm)	Inductance (µH)	Rdc (mΩ)		Heat Rating Current (A)		Saturation Current (A)	
				Тур	Max	Тур	Max	Тур	Max
Cyntec	HTEH20160H-1R0MSR	L = 2.0; W = 1.6 T = 0.8 (max)	1.0	29	35	4.4	4.0	4.0	3.6
Cyntec	HTEH20160H-2R2MSR	L = 2.0; W = 1.6 T = 0.8 (max)	2.2	75	90	2.6	2.3	2.9	2.7



PERFORMANCE BOARD EXTERNAL COMPONENTS LIST

MLCC

Manufacturers	Part #	Size (mm)			Temp characteristics	ESR @1 MHz (Ω)	Position	
Murata	GRM155R6YA105KE11	1005	0.5 ±0.1	1.0 ±10%	35 V	X5R	0.01	VBUS VBUS_SNS (*VBAT_SNS)
Murata	Murata GRM155R61A106ME11		0.5 ± 0.2	10.0 ±20%	10 V	10 V X5R		VSYS(2x)
Murata	GRM188R61E106MA73D	1608	0.8 ±0.2	10.0 ±20%	25 V	X5R	-	VMID (2x)
Taiyo Yuden	TMK105BJ473KV-F	1005	0.55 (Max)	0.047±10%	25 V	X5R	0.1	VBTS
Murata	GRM155R61C225KE11	1005	0.5 ± 0.2	2.2 ±10%	16 V	X5R	0.008	VBAT VOUT1 VOUT2
Murata GRM155R61C105KA12		1005	0.5 ± 0.05	1.0 ±10%	16 V	X5R	0.02	VBAT_SNS
Murata GRM185R61C475KE11		1608	0.5 ± 0.05	4.7 ±10%	16 V	X5R	0.006	VREF



DA9168 GUI

For GUI Install and Setup, please refer to document: "UM_PM_051_DA9168_Performance_Board_User_Manual"




© 2022 Renesas Electronics Corporation. All rights reserved.

SYSTEM STATUS REGISTERS

 DA9168BC







SYSTEM EVENTS REGISTERS

S DA9168												
	ools <u>S</u> earch <u>V</u> iew <u>H</u> elj	р										1
DA9168	IONAL REGISTERS	M CHARGER LDO	Table View									
atus	- System Events								1			
Interrupt musik System Events System Sta	System Events PMC_EVENT_00 E_VBUS_VINDPM E_VBUS_VINDPM E_VBUS_INDPM E_VBUS_INDPM E_VBUS_DK E_VBUS_OK E_VBUS_OK E_VBUS_OK E_VSYS_OK E_VSYS_SK DX0005 PMC_EVENT_04 E_VSYS_SHUTDOWN E_REF_OC E_LDO2_IMON1 E_LDO2_OC E_LDO1_IMON1 E_LDO1_IMON1 E_LDO1_OC	VBUS not in VINDPM VBUS not in IINDPM WBUS not in OC VBUS not in OC VBUS not OK VBUS not OK VSVS not OK VSVS not OK VSVS not NSHUTD REF not in OC LD02 not in SHUTD LD02 not in JMON2 LD01 not n JMON1 LD01 not n JMON1	PMC_EVENT_01 E_VRUS_OV E_VSYS_OV E_VSYS_OV E_VBUS_UV E_VRUS_UV E_VRUS_UV E_VRUS_UV E_VRUS_UV E_VRUS_UV E_VRUS_UV E_VRS_UV E_VRS_UV	VBUS not in OV VMID not in OV VSVS not in OV VBAT not in OV VBUS not in UV VMID not in UV VSYS not in UV VSYS not in UV VBAT not in UV	PMC_EVENT_02 E_TSD_CRIT E_TSD_WARN E_WO_TIMER E_TS_VOT E_TS_VOT E_TS_COOL E_TS_COLD E_TS_COLD E_TS_COFF 0x0007	Below Below Watch-dog timer not Battery temp sens Battery temp sens Battery temp sens Battery temp sens	PMC_EVENT_03 E_CHG_SLEEP E_CHG_SPLMT E_CHG_TIMER E_CHG_TRICALE E_CHG_PRE E_CHG_CC E_CHG_CC E_CHG_CONE E_CHG_DONE 0x0008	VBUS higher VBAT fet not Charge timer not Charger not Charger not Charger not Charger not Charger not Charger ext Charge termination Dx00	Be	lote: eside normal VB _VBUS_OK and		/but condition, UV events asserted by REV_VBUS on/off
	0x0009	0x00	J	_	_	_						
				Ļ			E_F	MC SYS 00 _RD_CLR_DIS SYS_MIN	Low			
	Regis	ters indica	ate device e	vents, clea	ar on read	(Default)			4.2			
(Status			Ox	x000F	0x38	Info	×	a de la companya de la
2021-12 2021-12 2021-12 2021-12 2021-12 2021-12 2021-12 2021-12 2021-12		r stopped ing poller 168 addr: 0x0000, value: 0: 168 addr: 0x0001, value: 0: r stopped 168 addr: 0x0013, value: 0: ing poller 168 addr: 0x0000, value: 0: 168 addr: 0x0001, value: 0:	0x00 < 0x39> 0x07 <	Filter (reg expr); []	L	Log level: [Info	Register Bit (7) POR: 0 Current Enumera Chipmod Descripti	I: E_VSYS_SHUTDOWN er: PMC_EVENT_04 (0x9) I: EVENT I: tValue: 0 rated Value: VSYS not in SHUTDOWN odel Blocks: I: E_VSYS_SHUTDOWN	IN	Ì	


INTERRUPT MASK REGISTERS




SYSTEM REGISTERS



CHARGER REGISTERS




LDOS/LSWS REGISTERS




TEST BENCH SETUP




CHARGE MODE BOARD SETUP




CHARGE MODE TEST BENCH SETUP



REV-BOOST MODE BOARD SETUP




REV-BOOST MODE TEST BENCH SETUP



REV-VBUS (OTG) BOARD SETUP

VBAT and VBAT sense connections are same with Rev_boost setup



REV-VBUS (OTG) TEST BENCH SETUP

