Skip to main content

The following page content corresponds to the products marketed in Japan.
If you do not live in Japan, please

Product Overview:

The V850ES/Jx3 is a 32-bit single-chip microcontroller that includes the V850ES CPU core and peripheral functions such as ROM/RAM, a timer/counter, serial interfaces, an A/D converter, and a D/A converter and enables an extremely high cost-performance for applications that require low power consumption, such as home audio, printers, and digital home electronics.

Pin Count / Memory Size Lineup:

map_v850esjx3-l

Key Features:

Operating Voltage: 2.85 to 3.6 V
Max. frequency: 32 MHz
ROM capacities: 384 KB to 1024 KB flash memory
RAM capacities: 32 KB to 60 KB
Package: 100-pin, 144-pin plastic LQFP package
Minimum instruction execution time: 31.25 ns (operating with main clock (fXX) of 32 MHz)
General-purpose registers: 32 bits x 32 registers
CPU features:

  • Signed multiplication (16 x 16 -> 32): 1 to 2 clocks
  • Signed multiplication (32 x 32 -> 64): 1 to 5 clocks
  • Saturated operations (overflow and underflow detection functions included)
  • 32-bit shift instruction: 1 clock
  • bit manipulation instructions
  • Load/store instructions with long/short format

Memory space: 64 MB of linear address space (for programs and data)
Interrupts and exceptions:

  • Non-maskable interrupts: 2 sources
  • Maskable interrupts: 55/60 sources
  • Software exceptions: 32 sources
  • Exception trap: 2 sources

I/O ports: 84/128
Timer function:

  • 16-bit interval timer M (TMM): 1 channel
  • 16-bit timer/event counter P (TMP): 6/9 channels
  • 16-bit timer/event counter Q (TMQ): 1 channel
  • Watch timer: 1 channel
  • Watchdog timer 2: 1 channel

Serial interface:

  • Asynchronous serial interface A (UARTA)
  • 3-wire variable-length serial interface B (CSIB)
  • UARTA/CSIB: 1 channel
  • UARTA/I2C: 2 channels
  • CSIB/I2C: 1 channel
  • CSIB: 3/4 channels
  • UARTA: 0/1 channel

A/D converter: 10-bit resolution: 12/16 channels
D/A converter: 8-bit resolution: 2 channels
DCU (Debug control unit): JTAG interface
Clock generator:

  • During main clock or subclock operation
  • 7-level CPU clock (fXX, fXX/2, fXX/4, fXX/8, fXX/16, fXX/32, fXT)
  • clock-through mode/PLL mode selectable
  • Internal oscillation clock: 200 kHz (TYP.)

Power-save functions: HALT/IDLE1/IDLE2/STOP/subclock/sub-IDLE mode

Key Applications:

  • Home audio, printers, digital home electronics, other consumer devices

e-Learning

Product Lineup:

Loading...

8 matches
(1 to 8 are displayed.)

Compare Document Part No RAM
(KB)
Program
memory (KB)
Pin Count Operating
Voltage Min
Production
Status
Package
Code
PDF UPD70F3739GC-UEU-AX 32 384 100 2.85 Mass Production PLQP0100KI-C
(P100GC-50-UEU-3)
PDF UPD70F3740GC-UEU-AX 40 512 100 2.85 Mass Production PLQP0100KI-C
(P100GC-50-UEU-3)
PDF UPD70F3741GC-UEU-AX 60 768 100 2.85 Mass Production PLQP0100KI-C
(P100GC-50-UEU-3)
PDF UPD70F3742GC-UEU-AX 60 1024 100 2.85 Mass Production PLQP0100KI-C
(P100GC-50-UEU-3)
PDF UPD70F3743GJ-GAE-AX 32 384 144 2.85 Mass Production PLQP0144KD-A
(P144GJ-50-GAE-4)
PDF UPD70F3744GJ-GAE-AX 40 512 144 2.85 Mass Production PLQP0144KD-A
(P144GJ-50-GAE-4)
PDF UPD70F3745GJ-GAE-AX 60 768 144 2.85 Mass Production PLQP0144KD-A
(P144GJ-50-GAE-4)
PDF UPD70F3746GJ-GAE-AX 60 1024 144 2.85 Mass Production PLQP0144KD-A
(P144GJ-50-GAE-4)


End of content

Back To Top