Skip to main content

The following page content corresponds to the products marketed in Japan.
If you do not live in Japan, please

Product Overview:

The V850E2/Mx4 is a 32-bit single-chip microcontroller that integrates up to two V850E2M 32-bit RISC CPU cores, which were developed by enhancing
the performance of the V850E1 CPU and V850E2 CPU. The V850E2/Mx4 includes flash memory, RAM, and various peripheral functions, and is used to
perform large-capacity data processing and advanced real-time control.

Pin Count / Memory Size Lineup:

map_v850e2mn4

Key Features:

Operating voltage: VDD = 3.0 to 3.6 V
Max. frequency: 200 MHz
ROM capacities: 1MB to 2MB flash memory
RAM capacities:

  • Single-core product (μPD70F3510, μPD70F3512) : 64 KB
  • Dual-core product (μPD70F3514, μPD70F3515) : 2 x 64 KB

Package: 304-pin plastic FBGA (19 x 19)
Minimum instruction execution time: 5.0 ns (during 200-MHz operation using internal system clock)
Instruction set: V850E2M

  • Two-way superscalar seven-stage pipeline control
  • General-purpose registers: 32 bits x 32 registers
  • FPU that conforms to the ANSI/IEEE 754-1985 standards
  • Up to two on-chip CPUs

Flash memory

  • Single-core product: 1 MB
  • Dual-core product: 1 MB, 2 MB

Flash cache

  • Single-core product: 16 KB (four-way set associative)
  • Dual-core product: 16 KB (four-way set associative) x 2

H-bus-shared memory: 64 KB
Clock generator: Multiplied by 20 using a PLL
External bus interface: Two memory controllers

  • Primary memory controller (can connect to SRAM/SDRAM)
  • Secondary memory controller (can connect to SRAM/SDRAM)

Interrupts and exceptions

  • Single-core product: Non-maskable interrupt (1 external source, 1 internalsource), maskable interrupts (27 external sources, 189 internal sources or 199 internal sources)
  • Dual-core product: Non-maskable interrupt (1 external source, 2 internalsource), maskable interrupts (28 external sources, 203 internal sources)
  • 16-level programmable priority control

DMA

  • DMA controller: 16 channels
  • DTS: Up to 128 channels

I/O

  • Input: Seven pins, I/O: 181 pins

Timers

  • 16-bit timer array: 16 channels x four units
  • 32-bit timer array: Four channels x one unit
  • 16-bit encoder timer: Two channels
  • OS timer: One channel (single-core product) or two channels (dual-core product)
  • Watchdog timer: One channel (single-core product) or two channels (dual-core product)

Serial interface

  • Asynchronous serial interface (UART): Six channels
  • Clock synchronous serial interface (CSI): Six channels
  • Asynchronous serial interface (UART) (FIFO): Four channels
  • Clock synchronous serial interface (CSI) (FIFO): Four channels
  • I2C: Six channels
  • CAN: Two channels
  • USB function controller: One channel
  • USB host controller: One channel
  • Ethernet controller: One channel

A/D converter

  • 10-bit resolution A/D converter: 12 channels (The resolution is 12 bits when using a 5.0 V A/D converter power supply.)

CMOS structure: Completely static circuit

 

Key Applications:

  • Servo control, NC machine tools, ink-jet printers, facsimiles, DVD players, video printers, PPC, information equipment, etc

e-Learning

Product Lineup:

Loading...

4 matches
(1 to 4 are displayed.)

Compare Document Part No RAM
(KB)
Program
memory (KB)
Pin Count Operating
Voltage Min
Production
Status
Package
Code
PDF UPD70F3510F1-HN6-A 64 1024 304 3 Under Development PLBG0304GC-A
(P304F1-80-HN6-2)
PDF UPD70F3512F1-HN6-A 64 1024 304 3 Under Development PLBG0304GC-A
(P304F1-80-HN6-2)
PDF UPD70F3514F1-HN6-A 128 1024 304 3 Under Development PLBG0304GC-A
(P304F1-80-HN6-2)
PDF UPD70F3515F1-HN6-A 128 2048 304 3 Under Development PLBG0304GC-A
(P304F1-80-HN6-2)


End of content

Back To Top