Skip to main content

The following page content corresponds to the products marketed in Japan.
If you do not live in Japan, please

  • About SH-2A
Features of SH-2A
Improve real-time performance Improve operating frequency
Improve operation performance by adding division instruction, bit operation and other instructions. Realize 360 MIPS of real-time performance at 160 to 200MHz.
Improve instruction execution cycle performance
A Superscalar architecture (5-stage pipeline) enables up to two instructions to be executed simultaneously.
   
   
Reduce interrupt response time Improve code efficiency
Reduce the interrupt response time by using dedicated register banks for interrupts. Reduce program code size by added new instructions.
   

SuperH Core Licensing

Technical Information WEB Magazine
RENESAS EDGE

End of content

Back To Top