Skip to main content

The following page content corresponds to the products marketed in Japan.
If you do not live in Japan, please

Overview of the RX210 Group

The first product in the RX200 Series

The RX210 Group has a wide operating voltage range of 1.62 V to 5.5 V and can execute calculations at 78 DMIPS (Dhrystone million instructions per second) at up to 50 MHz high-speed operation. Furthermore, it achieves 0.2 mA/MHz low power performance when operating at 50 MHz. Consumption current in deep software standby mode is a mere 0.45 µA.

The main specifications of the RX210 microcontrollers are as follows.

Item Description
CPU Max. 50 MHz （1.56 DMIPS/MHz, max. approx. 78 DMIPS）
Operating voltage 1.62 V to 5.5 V
Memory ROM: 128 to 512 KB (64 KB, 96 KB, 768 KB, 1MB (planned))
RAM: 20 to 64 KB (12 KB, 16 KB, 96 KB (planned)）
Data flash: 8 KB
Safety functions Clock frequency accuracy measurement circuit (CAC), data operation circuit (DOC), independent watchdog timer (IWDTa), ADC self-diagnostic function/disconnection-detection function, CRC calculator (CRC)
Peripheral functions Event link controller (ELC), multifunction pin controller (MPC), three-phase motor control timer (MTU2), 12-bit A/D converter (S12ADb)
Pin count/packages LQFP 64, 80-pin, LFQFP 64, 80-pin, 100-pin (mass production), LFQFP 48-pin, 144-pin （planned)
TFLGA 100-pin (mass production), TFLGA 145-pin (planned)
Smooth shift from existing product Inherits pin arrangement of the M16C and the peripheral functions of the H8 and M16C, so smooth shift from existing product is possible

Memory vs. Package Lineup

A package lineup ranging from 48 to 145 pins is planned, and we plan to support small packages such as QFN and LGA sequentially.

RX210 Group Memory vs. Package Lineup (LQFP, LGA)

Block Diagram

RX210 Group Block Diagram

RX210 Group Specifications

Item RX210 Group
CPU core RX CPU
  • General registers: 32-bit x 16
  • Multiplier: 32-bit multiplier
  • Divider: Yes
  • Multiply-accumulator: Yes (two types: memory-to-memory operations and register-to-register operations)
Maximum operating frequency 50 MHz
Power supply voltage 1.62 to 5.5V
Flash ROM (for program storage) max. 256 KB (1 MB (planned))
Flash ROM (for data storage) 8 KB
RAM max. 64 KB (96 KB (planned))
On-chip peripheral functions Transfer functions
  • DMA controller (DMACA): 4 channels
  • Data transfer controller (DTCa)
Timers
  • Multi-function timer pulse unit 2: 16 bits x 6 channels (MTU2a)
  • Port output enable 2 (POE2a)
  • 8-bit timer (TMR): 8 bits x 2 channels x 2 units
  • Compare match timer (CMT): 16 bits x 2 channels x 2 units
  • Real-time clock (RTCb)
  • Watchdog timer (WDTA)
Communication functions
  • Serial communication interface (SCIc): 100, 80-pin: 6 channels; 64-pin: 5 channels
  • Serial communication interface (SCId): 1channel
  • I2C bus interface (RIIC): 1channel
  • Serial peripheral interface (RSPI): 1channel
Analog functions
  • 12-bit A/D converter (S12ADb): 100-pin: 16 channels; 80-pin: 14 channels; 64-pin: 12 channels
  • D/A converter (DA): 2 channels
  • Comparator A (CMPA): 2 channels
  • Comparator B (CMPB): 2 channels
Safety functions
  • Clock frequency accuracy measurement circuit (CAC)
  • Data operation circuit (DOC)
  • 14-bit independent watchdog timer (IWDTa)
  • ADC self-diagnostic function/AD disconnection-detection function
  • CRC calculator (CRC)
Clock Generation
Circuit
  • Main clock oscillator
  • Sub-clock oscillator
  • Low-speed on-chip oscillator (LOCO)
  • High-speed on-chip oscillator (HOCO)
  • Dedicated on-chip oscillator for the IWDT
Others
  • Event link controller (ELC)
  • Multifunction pin controller (MPC)
  • Power-on reset circuit (POR)
  • Low voltage detection circuit (LVD)
  • Temperature sensor (TEMPSa)
  • External bus: 100-pin and over: available; 80-pin, 64-pin: not available
On-chip debugging function Available (with trace function)
Low power consumption modes 4 modes
  • Sleep mode
  • All-module clock stop mode
  • Software standby mode
  • Deep software standby mode
Packages PLQP0064KB-A (64-pin LFQFP, 10 x 10 mm, 0.5 mm pitch)
PLQP0064GC-A (64-pin LQFP, 14 x 14 mm, 0.8 mm pitch)
PLQP0080KB-A (80-pin LFQFP, 12 x 12 mm, 0.5 mm pitch)
PLQP0080JA-A (80-pin LQFP, 14 x 14 mm, 0.65 mm pitch)
PLQP0100KB-A (100-pin LFQFP, 14 x 14 mm, 0.5 mm pitch)
PTLG0100JA-A (100-pin TFLGA, 7 x 7 mm, 0.65 mm pitch)

Specifications

In terms of on-chip memory, the product lineup plans to cover up to 1 MB of flash memory, 96 KB of RAM, and 8 KB of E2 data flash. Functions for improved usability include an event link controller (ELC) for activating a peripheral module from another peripheral module without passing through an intermediary CPU, and a multifunction pin controller (MPC) enabling flexible selection of function for pins that have been allocated a variety of functions.
Powerful peripheral functions, such as a 12-bit AD converter with a conversion time of 1 µs and MTU2, which is capable of a variety of PWM control, are built in.

Event Link Controller (ELC)

Taking In of External Parts

Target RX210 Applications

e-Learning

Product Lineup:

Loading...

24 matches
(1 to 20 are displayed.)

Export Table to Excel

Show More Columns

Compare Document Part No RAM
(KB)		 Program
memory (KB)		 Pin Count Operating
Voltage Min		 Production
Status		 Package
Code
PDF R5F52108ADFP 64 512 100 1.62 New Products PLQP0100KB-A
(FP-100UV)
PDF R5F52108ADFM 64 512 64 1.62 Mass Production PLQP0064KB-A
(FP-64KV)
PDF R5F52108ADLJ 64 512 100 1.62 New Products PTLG0100JA-A
(100F0G)
PDF R5F52106ADFP 32 256 100 1.62 New Products PLQP0100KB-A
(FP-100UV)
PDF R5F52106ADFM 32 256 64 1.62 Mass Production PLQP0064KB-A
(FP-64KV)
PDF R5F52106ADLJ 32 256 100 1.62 New Products PTLG0100JA-A
(100F0G)
PDF R5F52105ADFF 20 128 80 1.62 Under Development PLQP0080JA-A
(FP-80W)
PDF R5F52105ADFK 20 128 64 1.62 Under Development PLQP0064GA-A
(64P6U-A)
PDF R5F52105ADFM 20 128 64 1.62 Mass Production PLQP0064KB-A
(FP-64KV)
PDF R5F52105ADFN 20 128 80 1.62 Mass Production PLQP0080KB-A
(80P6Q-A)
PDF R5F52105ADFP 20 128 100 1.62 New Products PLQP0100KB-A
(FP-100UV)
PDF R5F52105ADLJ 20 128 100 1.62 New Products PTLG0100JA-A
(100F0G)
PDF R5F52106ADFF 32 256 80 1.62 Under Development PLQP0080JA-A
(FP-80W)
PDF R5F52106ADFK 32 256 64 1.62 Under Development PLQP0064GA-A
(64P6U-A)
PDF R5F52106ADFN 32 256 80 1.62 New Products PLQP0080KB-A
(80P6Q-A)
PDF R5F52107ADFF 64 384 80 1.62 Under Development PLQP0080JA-A
(FP-80W)
PDF R5F52107ADFK 64 384 64 1.62 Under Development PLQP0064GA-A
(64P6U-A)
PDF R5F52107ADFM 64 384 64 1.62 Mass Production PLQP0064KB-A
(FP-64KV)
PDF R5F52107ADFN 64 384 80 1.62 Mass Production PLQP0080KB-A
(80P6Q-A)
PDF R5F52107ADFP 64 384 100 1.62 New Products PLQP0100KB-A
(FP-100UV)

Back To Top

Automatic code generation tool for on-chip peripheral I/O drivers Peripheral Driver Generator
Automatic code generation tool for on-chip peripheral I/O drivers Peripheral Driver Generator

  • Coding is unnecessary.
  • Easy operation by GUI.
  • The status of peripheral I/O mode can be checked quickly and easily.

End of content

Back To Top