Skip to main content

The following page content corresponds to the products marketed in Japan.
If you do not live in Japan, please

 

Specifications for M16C/6B Group

Item Function Specification
RF RF frequency 2405 MHz to 2480 MHz
Reception
sensitivity		 -94 dBm
Transmission
output level		 0 dBm
CPU Central
processing unit
M16C/60 core
(Multiplier: 16 bits × 16 bits → 32 bits,
multiply and accumulate instruction: 16 bits × 16 bits + 32 bits → 32 bits)
  • Number of basic instructions: 91
  • Minimum instruction execution time:
    62.5 ns (f(BCLK) = 16 MHz, VCC = 2.7 V to 3.6 V)
  • Operating mode: Single-chip mode
Memory ROM, RAM,
data flash
  • See Product Lineup.
    • Clock Clock generation
    circuits
    • 3 circuits
      Main clock, subclock, on-chip oscillator (125 kHz)
    • Oscillation stop detection: Main clock oscillation stop and re-oscillation detection function
    • Frequency divider circuit: Divide ratio selectable from 1, 2, 4, 8, and 16
    • Low-power-consumption modes: Wait mode, stop mode
    I/O ports Programmable I/O
    ports
    • CMOS I/O ports: 30 (64-pin version),
      16 (48-pin version), selectable pull-up resistor
    • Nch open drain ports: 3
    Interrupts
    • Number of interrupt vectors: 70
    • External interrupt input:11
      (NMI、INT×2, key input × 8 (64-pin version), key input × 4 (48-pin version))
    • Priority levels: 7 levels
    Watchdog timer
    • 15 bits × 1 (with prescaler)
    • selectable reset start function
    DMA DMAC
    • 4 channels, cycle steal mode
    • Trigger sources: 43
    • Transfer modes: 2 (single transfer, repeat transfer)
    Timer Timer A
    16-bit timer × 5 (64-pin version), 16-bit timer × 2 (48-pin version):
    • Timer mode
    • Event counter mode
    • One-shot timer mode
    • Pulse width modulation (PWM) mode
    16-bit timer × 3 (48-pin version): Timer mode
    Timer B 16-bit timer × 6: Timer mode
    Serial interface UART0 to UART2 Clock synchronous/asynchronous × 3 channels
    A/D converter (64-pin version)
    • 10-bit resolution × 8 channels, including sample and hold function
    • conversion time: 2.69 μs
    CRC calculation circuit CRC-CCITT（X16＋X12＋X5＋1） compliant
    Baseband
    • 127-byte transmit RAM, 127-byte receive RAM × 2
    • Automatic ACK response function
    • 26-bit timer: Compare function in 3 channels
    Flash memory
    • Programming and erasure power supply voltage: 2.7 V to 3.6 V
    • Programming and erasure endurance:
      100 times (all area) or 1,000 times (program ROM1, program ROM2)/10, 000 times (data flash)
    • Program security: ROM code protect, ID code check
    Debug functions
    • On-chip debug, on-board flash rewrite function, address match × 4
    Encryption AES AES Encryption / Decryption (Key length 128bit)
    Operation frequency/
    supply voltage
    • 16 MHz (no division): 2.7 V to 3.6 V
    • 16 MHz (divided by 2, 4, 8, 16): 2.2 V to 3.6 V
    Power consumption
    • Tx/MCU (f(BCLK) = 4 MHz): 35.7 mA
    • Rx/MCU (f(BCLK) = 4 MHz): 46.7 mA
    • RF idle/MCU (f(BCLK) = 4 MHz): 6.7 mA
    • RF off/MCU (f(BCLK) = 4 MHz): 4.7 mA
    • Tx/MCU (f(BCLK) = 8 MHz): 37.5 mA
    • Rx/MCU (f(BCLK) = 8 MHz): 48.5 mA
    • RF idle/MCU (f(BCLK) = 8 MHz): 8.5 mA
    • RF off/MCU (f(BCLK) = 8 MHz): 6.5 mA
    • Tx/MCU (f(BCLK) = 16 MHz): 41 mA
    • Rx/MCU (f(BCLK) = 16 MHz): 52 mA
    • RF idle/MCU (f(BCLK) = 16 MHz): 12 mA
    • RF off/MCU (f(BCLK) = 16 MHz): 10 mA
    • RF off/MCU (f(BCLK) = 32 kHz) low power consumption mode: 70 μA
    • RF off/MCU (f(BCLK) = stop) stop mode: 3 μA
    Operating temperature -20 degrees C to 85 degrees C
    Package
    • PVQN0064KA-A
    • PVQN0048KB-A
    Back To Top

    End of content

    Back To Top