Skip to main content

The following page content corresponds to the products marketed in Japan.
If you do not live in Japan, please

Product Specifications

Item Specification
CPU:
  • High-speed H8/300L CPU
    • General-register architecture
      • General registers: Sixteen 8-bit registers (can be used as eight 16-bit registers)
    • Operating speed
      • Max. operating speed: 5 MHz
      • Add/subtract: 0.4 µs (operating at 5 MHz)
      • Multiply/divide: 2.8 µs (operating at 5 MHz)
      • Can run on 32.768 kHz subclock
    • Instruction set compatible with H8/300 CPU
      • Instruction length of 2 bytes or 4 bytes
      • Basic arithmetic operations between registers
      • MOV instruction for data transfer between memory and registers
    • Typical instructions
      • Multiply (8 bits × 8 bits)
      • Divide (16 bits ÷ 8 bits)
      • Bit accumulator
      • Register-indirect designation of bit position
Interrupts:
  • 33 interrupt sources
    • 12 external interrupt sources (IRQ3 to IRQ0, INT7 to INT0)
    • 21 internal interrupt sources
Clock pulse generators:
  • Two on-chip clock pulse generators
    • System clock pulse generator: 1 to 10 MHz
    • Subclock pulse generator: 32.768 kHz
Power-down modes:
  • Seven power-down modes
    • Sleep (high-speed) mode
    • Sleep (medium-speed) mode
    • Standby mode
    • Watch mode
    • Subsleep mode
    • Subactive mode
    • Active (medium-speed) mode
Memory:
  • Large on-chip memory
    • H8/3657: 60-kbyte ROM, 2-kbyte RAM
    • H8/3656: 48-kbyte ROM, 2-kbyte RAM
    • H8/3655: 40-kbyte ROM, 2-kbyte RAM
    • H8/3654: 32-kbyte ROM, 1 kbyte RAM
    • H8/3653: 24-kbyte ROM, 1 kbyte RAM
    • H8/3652: 16-kbyte ROM, 1 kbyte RAM
I/O ports:
  • 67 pins
    • 59 I/O pins
    • 8 input pins
Timers:
  • Five on-chip timers
    • Timer A: 8-bit time
      • Count-up timer with selection of eight internal clock signals divided from the system clock (ø)* and four clock signals divided from the watch clock (ø w)*
    • Timer B1: 8-bit timer
      • Count-up timer with selection of seven internal clock signals or event input from external pin
      • Auto-reloading
    • Timer V: 8-bit timer
      • Count-up timer with selection of six internal clock signals or event input from external pin
      • Compare-match waveform output
      • Incrementing specifiable by external trigger input
    • Timer X: 16-bit timer
      • Count-up timer with selection of three internal clock signals or event input from external pin
      • Output compare (2 output pins)
      • Input capture (4 input pins)
    • Watchdog timer
      • Reset signal generated by 8-bit counter overflow
Serial communication
interface:
  • Two channels on chip
    • SCI1: synchronous serial interface
      • Choice of 8-bit or 16-bit data transfer
    • SCI3: 8-bit synchronous/asynchronous serial interface
      • Incorporates multiprocessor communication function
14-bit PWM:
  • Pulse-division PWM output for reduced ripple
    • Can be used as a 14-bit D/A converter by connecting to an external low-pass filter.
A/D converter:
  • Successive approximations using a resistance ladder
    • 8-channel analog input pins
    • Conversion time: 31/ø or 62/ø per channel
Note: * ø and øware defined in section 4, Clock Pulse Generators.


End of content

Back To Top