RC32012A000GN2#BB0

The RC32012A regenerates and distributes ultra-low jitter clock outputs and features up to four independent frequency domains that can be either locked to the external reference clock or locked to a free-run crystal or oscillator. Digital PLLs (DPLLs) support hitless reference switching between references from redundant timing sources. The device supports multiple independent timing channels for IEEE 1588 clock synthesis, SyncE clock generation, jitter attenuation, and radio clock generation including SYSREF generation for converters. Input-to-input, input-to-output and output-to-output phase skew can all be precisely managed. The device outputs ultra-low jitter clocks that can directly synchronize SerDes running at up to 56Gbps; as well as CPRI/OBSAI, SONET/SDH ADC/DAC. The RC32012A is ideal for use in 100G/200G/400G/800G telecom switch line cards, fabric cards, and wireless small cell applications.

To see other devices in this product family, visit the ClockMatrix™ Timing Solutions page.