Skip to main content
Renesas Electronics Corporation

Renesas’ Timing product portfolio has been acquired by SiTime.

Datasheets, documentation, and sample orders remain available on Renesas.com through late 2026. For new designs, purchasing, support, and product inquiries, visit SiTime.com or send an email to [email protected]. Full transition to SiTime is expected by late 2026.

1:9 LVCMOS Clock Generator

Package Information

CAD Model:View CAD Model
Pkg. Type:TQFP
Pkg. Code:PRG32
Lead Count (#):32
Pkg. Dimensions (mm):7.0 x 7.0 x 1.4
Pitch (mm):0.8

Environmental & Export Classifications

Pb (Lead) FreeYes
ECCN (US)EAR99
HTS (US)8542.39.0090
Moisture Sensitivity Level (MSL)3

Product Attributes

Pkg. TypeTQFP
Lead Count (#)32
Pb (Lead) FreeYes
Carrier TypeTray
C-C Jitter Max P-P (ps)40
Core Voltage (V)3.3
Divider Value2, 4, 8
Feedback InputNo
Input Freq (MHz)300
Input TypeLVCMOS
Inputs (#)2
Length (mm)7
MOQ250
Moisture Sensitivity Level (MSL)3
Output Banks (#)4
Output Freq Range (MHz)25 - 240
Output SignalingLVCMOS
Output TypeLVCMOS
Output Voltage (V)3.3
Outputs (#)9
Package Area (mm²)49
Pb Free Categorye3 Sn
Period Jitter Max P-P (ps)25
Phase Jitter Max RMS (ps)30
Pitch (mm)0.8
Pkg. Dimensions (mm)7.0 x 7.0 x 1.4
Prog. ClockNo
Qty. per Carrier (#)250
Qty. per Reel (#)0
Requires Terms and ConditionsDoes not require acceptance of Terms and Conditions
Tape & ReelNo
Temp. Range (°C)0 to 70°C
Thickness (mm)1.4
VCO Max Freq (MHz)480
VCO Min Freq (MHz)200
Width (mm)7

Description

The MPC93R51 is a 3.3 V compatible, PLL based clock generator targeted for high performance clock distribution systems. With output frequencies of up to 240 MHz and a maximum output skew of 150 ps, the MPC93R51 is an ideal solution for the most demanding clock tree designs. The device offers 9 low skew clock outputs, each is configurable to support the clocking needs of the various high-performance microprocessors including the PowerQuicc II integrated communication microprocessor. The devices employ a fully differential PLL design to minimize cycle-to-cycle and long-term jitter.