Skip to main content
Renesas Electronics Corporation

Renesas’ Timing product portfolio has been acquired by SiTime.

Datasheets, documentation, and sample orders remain available on Renesas.com through late 2026. For new designs, purchasing, support, and product inquiries, visit SiTime.com or send an email to [email protected]. Full transition to SiTime is expected by late 2026.

Zero Delay, Low Skew Buffer

Package Information

CAD Model:View CAD Model
Pkg. Type:SOIC
Pkg. Code:DCG16
Lead Count (#):16
Pkg. Dimensions (mm):9.9 x 3.9 x 1.5
Pitch (mm):1.27

Environmental & Export Classifications

Pb (Lead) FreeYes
Moisture Sensitivity Level (MSL)3
ECCN (US)
HTS (US)

Product Attributes

Pkg. TypeSOIC
Lead Count (#)16
Pb (Lead) FreeYes
Carrier TypeTube
Advanced FeaturesFeedback Input, Spread Spectrum
C-C Jitter Max P-P (ps)400
Core Voltage (V)3.3
Feedback InputYes
Input Freq (MHz)20 - 133.3
Input TypeLVCMOS
Inputs (#)1
Length (mm)9.9
MOQ2544
Moisture Sensitivity Level (MSL)3
Output Banks (#)2
Output Freq Range (MHz)20 - 133.3
Output Skew (ps)200
Output TypeLVCMOS
Output Voltage (V)3.3
Outputs (#)8
Package Area (mm²)38.6
Pb Free Categorye3 Sn
Period Jitter Typ P-P (ps)300
Pitch (mm)1.27
Pkg. Dimensions (mm)9.9 x 3.9 x 1.5
Prog. ClockNo
Qty. per Carrier (#)48
Qty. per Reel (#)0
Reference OutputNo
Requires Terms and ConditionsDoes not require acceptance of Terms and Conditions
Spread SpectrumYes
Tape & ReelNo
Temp. Range (°C)0 to 70°C
Thickness (mm)1.5
Width (mm)3.9

Description

The MK2308-2 is a low jitter, low skew, high-performance Phase-Lock Loop (PLL) based zero delay buffer for high-speed applications. Based on Renesas' proprietary low jitter PLL techniques, the device provides eight low skew outputs at speeds up to 133.3MHz at 3.3V. The MK2308-2 includes a bank of four outputs running at 1/2X. In the zero delay mode, the rising edge of the input clock is aligned with the rising edges of all eight outputs. Compared to competitive CMOS devices, the MK2308-2 has the lowest jitter.