Skip to main content
Renesas Electronics Corporation
Low Phase Noise T1/E1 Clock Generator

Package Information

CAD Model:View CAD Model
Pkg. Type:TSSOP
Pkg. Code:PGG16
Lead Count (#):16
Pkg. Dimensions (mm):5.0 x 4.4 x 1.0
Pitch (mm):0.65

Environmental & Export Classifications

Pb (Lead) FreeYes
ECCN (US)EAR99
HTS (US)8542.39.0090
Moisture Sensitivity Level (MSL)1

Product Attributes

Pkg. TypeTSSOP
Lead Count (#)16
Pb (Lead) FreeYes
Carrier TypeTube
Abs. Pull Range Min. (± PPM)115
C-C Jitter Typ P-P (ps)150
Core Voltage (V)3.3
Feedback InputNo
Input Freq (MHz)0.008 - 0.008
Input TypeLVCMOS
Inputs (#)1
Length (mm)5
MOQ96
Moisture Sensitivity Level (MSL)1
Output Banks (#)1
Output Freq Range (MHz)1.544 - 1.544, 2.048 - 2.048
Output TypeLVCMOS
Output Voltage (V)3.3
Outputs (#)1
Package Area (mm²)22
Pb Free Categorye3 Sn
Pitch (mm)0.65
Pkg. Dimensions (mm)5.0 x 4.4 x 1.0
Prog. ClockNo
Qty. per Carrier (#)96
Qty. per Reel (#)0
Requires Terms and ConditionsDoes not require acceptance of Terms and Conditions
Tape & ReelNo
Temp. Range (°C)-40 to 85°C
Thickness (mm)1
Width (mm)4.4

Description

The MK1581-01 provides synchronization and timing control for T1 and E1 based network access or multitrunk telecommunication systems. The device accepts an 8 kHz frame clock input and uses an on-chip VCXO to produce a synchronized low phase noise clock output. This monolithic IC, combined with an external inexpensive quartz crystal, can be used to replace a more costly hybrid VCXO retiming module. Through selection of external loop filter components values, the device can be tailored to meet the system's clock jitter attenuation requirements. Low-pass jitter attenuation characteristics in the Hz range are possible.