Skip to main content
100V, 3A Source, 4A Sink, High Frequency Half-Bridge Drivers with Tri-Level PWM Input and Adjustable Dead Time

Package Information

CAD Model: View CAD Model
Pkg. Type: TDFN
Pkg. Code: LFY
Lead Count (#): 10
Pkg. Dimensions (mm): 3.99 x 3.99 x 0.75
Pitch (mm): 0.8

Environmental & Export Classifications

Moisture Sensitivity Level (MSL) 3
Pb (Lead) Free Yes
ECCN (US) EAR99
HTS (US) 8542.39.0090
RoHS (HIP2210FRTZ) Download

Product Attributes

Lead Count (#) 10
Carrier Type Tube
Moisture Sensitivity Level (MSL) 3
Pb (Lead) Free Yes
Pb Free Category Pb-Free 100% Matte Tin Plate w/Anneal-e3
Temp. Range (°C) -40 to +125°C
Country of Assembly MALAYSIA
Country of Wafer Fabrication TAIWAN
Bootstrap Supply Voltage (Max) (V) 115
Charge Pump No
Fall Time 20
Input Logic Level Tri-level
Length (mm) 4
MOQ 2250
Parametric Category Half-Bridge FET Drivers
Peak Pull-down Current (A) 4
Peak Pull-up Current (A) 3
Pitch (mm) 0.8
Pkg. Dimensions (mm) 4.0 x 4.0 x 0.75
Pkg. Type TDFN
Price (USD) $0.93495
Qualification Level Standard
Rise Time (μs) 0.02
Simulation Model Available iSim
Thickness (mm) 0.75
Turn-Off Prop Delay (ns) 15
Turn-On Prop Delay (ns) 15
VBIAS (Max) (V) 18
Width (mm) 4

Description

The HIP2210 is a 100V, 3A source, 4A sink high-frequency half-bridge NMOS FET driver. The HIP2210 features a tri-level PWM input with programmable dead time. Its wide operating supply range of 6V to 18V and integrated high-side bootstrap diode supports driving the high-side and low-side NMOS in 100V half-bridge applications.

This driver features strong 3A source, 4A sink drivers with very fast 15ns typical propagation delay and 2ns typical delay matching, making it optimal for high-frequency switching applications. VDD and boot UVLO protects against an undervoltage operation.

The tri-level input of the HIP2210 PWM pin controls the high-side and low-side drivers with a single pin. When the PWM input is at logic high, the high-side bridge FET is turned on and the low-side FET is off. When the input is at logic low, the low-side bridge FET is turned on and the high-side FET is turned off. When the input voltage is in the mid-level state, both the high-side and low-side bridge FETs are turned off. The PWM threshold levels are proportional to an external input reference voltage on the VREF pin, allowing PWM operation across a 2.7V to 5.5V logic range.

The HIP2210 is offered in a 10 Ld 4x4mm TDFN package.