Skip to main content
7-output PCIe Gen1 Clock Synthesizer with 3 PCI Outputs

Package Information

CAD Model: View CAD Model
Pkg. Type: TSSOP
Pkg. Code: PAG48
Lead Count (#): 48
Pkg. Dimensions (mm): 12.5 x 6.1 x 1.0
Pitch (mm): 0.5

Environmental & Export Classifications

Pb (Lead) Free Yes
ECCN (US) EAR99
HTS (US) 8542.39.0090
Moisture Sensitivity Level (MSL) 1

Product Attributes

Pkg. Type TSSOP
Lead Count (#) 48
Pb (Lead) Free Yes
Carrier Type Tube
Accepts Spread Spec Input No
Advanced Features Spread Spectrum, Reference Output
App Jitter Compliance PCIe Gen1
Architecture Common
Core Voltage (V) 3.3
Diff. Output Signaling HCSL
Diff. Outputs 7
Diff. Termination Resistors 28
Input Freq (MHz) 0 - 0
Length (mm) 12.5
MOQ 156
Moisture Sensitivity Level (MSL) 1
Output Freq Range (MHz) 0 - 0
Output Skew (ps) 50
Output Type HCSL, LVCMOS
Output Voltage (V) 0.8V, 3.3V
Outputs (#) 7
PLL Yes
Package Area (mm²) 76.3
Pb Free Category e3 Sn
Pitch (mm) 0.5
Pkg. Dimensions (mm) 12.5 x 6.1 x 1.0
Power Consumption Typ (mW) 561
Published No
Qty. per Carrier (#) 39
Qty. per Reel (#) 0
Reference Output Yes
Requires Terms and Conditions Does not require acceptance of Terms and Conditions
Spread Spectrum Yes
Supply Voltage (V) 3.3 - 3.3
Tape & Reel No
Temp. Range (°C) 0 to 70°C
Thickness (mm) 1
Width (mm) 6.1
Xtal Freq (KHz) 14.32 - 14.32
Xtal Freq (MHz) 14.318 - 14.318, 25 - 27
Xtal Inputs (#) 1

Description

The 9FG107 is a Synthesizer that provides 7 differential output pairs that are compliant to the Intel CK409/ CK410 specification. It provides support for PCI-Express, next generation I/O, and SATA. The part synthesizes several output frequencies from either a 14.31818 MHz crystal or a 25 MHz crystal. The device can also be driven by a reference input clock instead of a crystal. It provides outputs with cycle-to-cycle jitter of less than 85 ps and output-to-output skew of less than 85 ps. 9FG107 also provides a copy of the reference clock and 3 33 MHz PCI output clocks. Frequency selection can be accomplished via strap pins or SMBus control.