Skip to main content
Low Skew, ÷1/÷2,3.3V LVPECL /ECLClock Generator

Package Information

CAD Model:View CAD Model
Pkg. Type:TQFP
Pkg. Code:PPG52
Lead Count (#):52
Pkg. Dimensions (mm):10.0 x 10.0 x 1.4
Pitch (mm):0.65

Environmental & Export Classifications

Moisture Sensitivity Level (MSL)3
Pb (Lead) FreeYes
ECCN (US)EAR99
HTS (US)8542.39.0090

Product Attributes

Lead Count (#)52
Carrier TypeReel
Moisture Sensitivity Level (MSL)3
Qty. per Reel (#)500
Qty. per Carrier (#)0
Pb (Lead) FreeYes
Pb Free Categorye3 Sn
Temp. Range (°C)-40 to 85°C
Core Voltage (V)3.3
Divider Value1, 2
Feedback InputNo
FunctionBuffer, Multiplexer, Divider
Input Freq (MHz)750
Input TypeCML, LVDS, LVPECL, SSTL
Inputs (#)2
Length (mm)10
MOQ500
Output Banks (#)4
Output Freq Range (MHz)750
Output Skew (ps)150
Output TypeLVPECL
Output Voltage (V)3.3
Outputs (#)15
Package Area (mm²)100
Pitch (mm)0.65
Pkg. Dimensions (mm)10.0 x 10.0 x 1.4
Pkg. TypeTQFP
Prog. ClockNo
PublishedNo
Reel Size (in)13
Requires Terms and ConditionsDoes not require acceptance of Terms and Conditions
Tape & ReelYes
Thickness (mm)1.4
Width (mm)10

Description

The 87322BI is a low skew, ÷1/÷2 3.3V LVPECL/ECL Clock Generator. Using multiplexed/redundant clock inputs the 87322BI is designed to translate most differential signal levels to LVPECL/ECL levels. The CLK_SEL input selects between CLK0, nCLK0 and CLK1, nCLK1 as the active input. The divide select inputs, DIV_SELA, DIV_SELB, DIV_SELC, DIV_SELD, control the output frequency of each bank. The outputs can be utilized in the ÷1, ÷2 or a combination of ÷1 and ÷2 modes. The master reset input can be used to reset the internal dividers and disable the clock outputs. Disabled outputs QAx, QBx, QCx and QDx will be forced low. Disabled outputs nQAx, nQBx, nQCx and nQDx will be forced high. The 87322BI is characterized across the industrial temperature range and over the supply voltage range of 3V to 3.8V for LVPECL and -3.8V to -3V for LVECL/ECL. Guaranteed output and part to part skew characteristics make the 87322BI an excellent choice for clock generator and clock distribution applications demanding well defined performance and repeatability.