Skip to main content
Differential-to-0.7V HCSL Differential Jitter Attenuator

Package Information

CAD Model: View CAD Model
Pkg. Type: TSSOP
Pkg. Code: PGG20
Lead Count (#): 20
Pkg. Dimensions (mm): 6.5 x 4.4 x 1.0
Pitch (mm): 0.65

Environmental & Export Classifications

Pb (Lead) Free Yes
Moisture Sensitivity Level (MSL) 1
ECCN (US)
HTS (US)

Product Attributes

Pkg. Type TSSOP
Lead Count (#) 20
Pb (Lead) Free Yes
Carrier Type Reel
Advanced Features Feedback Input, Spread Spectrum
App Jitter Compliance PCIe
C-C Jitter Max P-P (ps) 45
Core Voltage (V) 3.3
Feedback Input Yes
Input Freq (MHz) 98 - 128
Input Type LVPECL, LVDS, HSTL, SSTL, HCSL
Inputs (#) 1
Length (mm) 6.5
MOQ 3000
Moisture Sensitivity Level (MSL) 1
Output Banks (#) 1
Output Freq Range (MHz) 98 - 640
Output Type HCSL
Output Voltage (V) 3.3
Outputs (#) 2
Package Area (mm²) 28.6
Pb Free Category e3 Sn
Pitch (mm) 0.65
Pkg. Dimensions (mm) 6.5 x 4.4 x 1.0
Prog. Clock No
Published No
Qty. per Carrier (#) 0
Qty. per Reel (#) 3000
Reel Size (in) 13
Reference Output No
Requires Terms and Conditions Does not require acceptance of Terms and Conditions
Spread Spectrum Yes
Tape & Reel Yes
Temp. Range (°C) -40 to 85°C
Thickness (mm) 1
Width (mm) 4.4

Description

The 871002I-02 is a high performance Jitter Attenuator designed for use in PCI Express®™ systems. In some PCI Express® systems, such as those found in desktop PCs, the PCI Express® clocks are generated from a low bandwidth, high phase noise PLL frequency synthesizer. In these systems, a jitter attenuator may be required to attenuate high frequency random and deterministic jitter components from the PLL synthesizer and from the system board. The 871002I-02 has two PLL bandwidth modes: 350kHz and 2200kHz. The 350kHz mode provides the maximum jitter attenuation, but it also results in higher PLL tracking time. In this mode, the spread spectrum modulation may also be attenuated. The 2200kHz bandwidth provides the best tracking skew and will pass most spread profiles, but the jitter attenuation will not be as good as the lower bandwidth modes. The 871002I-02 can be set for different modes using the F_SELx pins as shown in Table 3C. The 871002I-02 uses IDT 3rd Generation FemtoClockTM PLL technology to achieve the lowest possible phase noise. The device is packaged in a small 20 Lead TSSOP package, making it ideal for use in space constrained applications such as PCI Express® add-in cards.