Skip to main content
Renesas Electronics Corporation

Renesas’ Timing product portfolio has been acquired by SiTime.

Datasheets, documentation, and sample orders remain available on Renesas.com through late 2026. For new designs, purchasing, support, and product inquiries, visit SiTime.com or send an email to [email protected]. Full transition to SiTime is expected by late 2026.

12:2 Differential-to-LVPECL Clock Multiplexer

Package Information

CAD Model:View CAD Model
Pkg. Type:TQFP
Pkg. Code:PRG48
Lead Count (#):48
Pkg. Dimensions (mm):7.0 x 7.0 x 1.4
Pitch (mm):0.5

Environmental & Export Classifications

Moisture Sensitivity Level (MSL)3
Pb (Lead) FreeYes
ECCN (US)EAR99
HTS (US)8542.39.0090

Product Attributes

Lead Count (#)48
Carrier TypeReel
Moisture Sensitivity Level (MSL)3
Qty. per Reel (#)2000
Qty. per Carrier (#)0
Pb (Lead) FreeYes
Pb Free Categorye3 Sn
Temp. Range (°C)-40 to 85°C
Additive Phase Jitter Typ RMS (ps)0.144
Core Voltage (V)2.5V, 3.3V
FunctionMultiplexer
Input Freq (MHz)3000
Input TypeLVPECL, LVDS
Inputs (#)12
Length (mm)7
MOQ2000
Output Banks (#)2
Output Freq Range (MHz)3000
Output TypeLVPECL
Output Voltage (V)2.5V, 3.3V
Outputs (#)2
Package Area (mm²)49
Pitch (mm)0.5
Pkg. Dimensions (mm)7.0 x 7.0 x 1.4
Pkg. TypeTQFP
Product CategoryClock Multiplexers
Reel Size (in)13
Requires Terms and ConditionsDoes not require acceptance of Terms and Conditions
Tape & ReelYes
Thickness (mm)1.4
Width (mm)7

Description

The 853S202I is a 12:2 Differential-to-LVPECL Clock Multiplexer which can operate up to 3GHz. The 853S202I has twelve select-able differential clock inputs, any of which can be independently rout-ed to either of the two LVDS outputs. The CLKx, nCLKx input pairs can accept LVPECL or LVDS levels. The fully differential architecture and low propagation delay make it ideal for use in clock distribution circuits.