Skip to main content
Low Skew,1-to-4 LVCMOS/LVTTL-to-3.3V LVPECL Fanout Buffer

Package Information

CAD Model: View CAD Model
Pkg. Type: TSSOP
Pkg. Code: PGG20
Lead Count (#): 20
Pkg. Dimensions (mm): 6.5 x 4.4 x 1.0
Pitch (mm): 0.65

Environmental & Export Classifications

Moisture Sensitivity Level (MSL) 1
Pb (Lead) Free Yes
ECCN (US) EAR99
HTS (US) 8542.39.0090

Product Attributes

Lead Count (#) 20
Carrier Type Reel
Moisture Sensitivity Level (MSL) 1
Qty. per Reel (#) 3000
Qty. per Carrier (#) 0
Pb (Lead) Free Yes
Pb Free Category e3 Sn
Temp. Range (°C) -40 to 85°C
Country of Assembly TAIWAN
Country of Wafer Fabrication SINGAPORE
Additive Phase Jitter Typ RMS (fs) 90
Additive Phase Jitter Typ RMS (ps) 0.09
Core Voltage (V) 3.3
Function Buffer, Multiplexer
Input Freq (MHz) 266
Input Type LVCMOS
Inputs (#) 2
Length (mm) 6.5
MOQ 3000
Output Banks (#) 1
Output Freq Range (MHz) 266
Output Skew (ps) 30
Output Type LVPECL
Output Voltage (V) 3.3
Outputs (#) 4
Package Area (mm²) 28.6
Pitch (mm) 0.65
Pkg. Dimensions (mm) 6.5 x 4.4 x 1.0
Pkg. Type TSSOP
Price (USD) $3.17351
Published No
Reel Size (in) 13
Requires Terms and Conditions Does not require acceptance of Terms and Conditions
Tape & Reel Yes
Thickness (mm) 1
Width (mm) 4.4

Description

The 8535I-01 is a low skew, high performance 1-to-4 LVCMOS/LVTTL-to-3.3V LVPECL fanout buffer. The 8535I-01 has two single ended clock inputs. the single ended clock input accepts LVCMOS or LVTTL input levels and translate them to 3.3V LVPECL levels. The clock enable is internally synchronized to eliminate runt clock pulses on the output during asynchronous assertion/ deassertion of the clock enable pin. Guaranteed output and part-to-part skew characteristics make the 8535I-01 ideal for those applications demanding well defined performance and repeatability.